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ABSTRACT 
 
In present situation, the increase in the utilization of computers, laptops, 
uninterruptable power supplies, telecom and bio-medical equipments has become 
uncontrollable as its growth is rising exponentially.  Hence, increase in functionality of such 
equipments leads to the higher power consumption and low power density which provided a 
large market to distributed power systems (DPS). The development of these DPS posed 
challenges to power engineers for an efficient power delivery with stringent regulating 
standards; this is the motivation and driving force of this research work.  The objective is to 
minimize the switching losses of front-end converters employed in DPS, with the primary 
aim of achieving nearly unity power factor operation of converters.  
Single-phase and three-phase rectifiers are increasingly used in the field of alternating 
current – direct current (AC-DC) power converters as front-end converters in DPS.  For 
power factor correction (PFC) stage, conventional single-phase AC-DC PFC boost converter 
is the most suitable topology because of its inherent advantages.  These PFC boost converters 
exhibit poor dynamic regulation of output voltage owing to low pass filter in the voltage 
feedback loop.  Research effort has been made to mitigate this problem of AC-DC PFC boost 
converters.  An extended pulse width modulation switching technique has been investigated 
and proposed especially for single-phase and three-phase AC-DC PFC boost converters to 
improve the dynamic response of output voltage during transient periods. 
Current trends demand the miniaturization of front-end converters in DPS.  One of the 
several methods to achieve the same is operation of PFC converter at higher switching 
frequency; this in turn increases the switching losses of a PFC converter.  Suitable soft 
switching techniques are generally employed to minimize these switching losses.  Also these 
techniques alleviate the semiconductor switches of PFC converters from extra voltage and/or 
current stresses. In this research work, two types of zero voltage transition (ZVT) techniques 
x 
 
in PFC boost converters for medium as well as for high power converters are proposed: (1) 
Boost converter with passive auxiliary circuit and (2) Boost converter with active auxiliary 
circuit.  These PFC converters are designed to operate for 400 V, 100 kHz, 500 W and/or 
1500 W specifications.  The operation principles and a detailed steady-state analysis of each 
ZVT based AC-DC PFC boost converters are described and presented.  The proposed 
converters are more reliable and achieve high efficiency with low total harmonic distortion. 
Besides improving circuit topology and efficiency, effort is made to achieve power 
expandability and higher power density for the front-end converters in DPS by modular 
approach. In addition, this approach also provides higher reliability, easier thermal 
management, and maintainability.   
The proposed converters presented in this research work are well defined by their 
mathematical modeling and its modes of operations.  The prototypes of all the proposed 
converters are developed in the Power Electronics and Drives laboratory, National Institute of 
Technology, Rourkela.  Their feasibility are verified and confirmed by simulation and 
experimental results. 
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Introduction 
1.1 Research Background 
In present situation, the increase in the utilization of computers, laptops, telecom, bio-
medical equipments, and uninterruptable power supplies is uncontrollable as its growth is 
rising exponentially.  Hence, increase in functionality of such equipments leads to the higher 
power consumption and low power density. On the other hand, today’s industry/market 
demands the miniaturization of power sources with higher power density at reasonable price. 
Therefore, the power supplies for the telecom and computer applications are required to 
provide more power with less cost and small size. 
To achieve these requirements, distributed power system (DPS) is widely adopted.  
Hence, DPS has evolved from a conventional approach (such as centralized system) by 
employing isolated DC-DC converters to intermediate bus architecture using non-isolated 
converters [1, 2].  
The requirements aimed by DPSs continue to expand beyond its initial goal of dealing 
with power distribution problems associated with computer and telecom applications. While 
centralized power system continues to be a cost effective solution for some applications, 
additional important factors such as the easier thermal management, higher reliability, need 
of tight regulation during load current transients, reduced current ripple and the increased 
quantity of voltages required on a board, have spawned a multitude of distributed power 
solutions. The basic configuration of a typical DPS is shown in Fig. 1.1.  In this system, the 
front end converters used in DPS applications adopt a two stage approach.  In the first stage, 
the front-end converters connected in parallel provide the power factor correction (PFC) and 
the second stage provides isolation and highest regulation of the required output DC voltage. 
As a result, the overall performance of the entire system strongly depends on the choice and 
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design of individual stages [2-4].  Because of this modular approach, DPS system has many 
advantages over centralized power system.  It is widely adopted for telecom and computer 
server applications because of its inherent advantages such as higher reliability, modularity, 
high power density, easier thermal management and easy maintainability [5-10].  Because of 
these benefits of DPS over the centralized power system, installations of DPSs are rising up 
especially for power sources to telecom and computer applications. 
 
 
 
 
 
 
 
 
 
 
Now a day, high compact, flexible DPS servers for telecom, data networks and 
computer applications are available in market.  A typical image of DPS for telecom server is 
shown in Fig. 1.2.  At the bottom of the server, front-end (AC/DC) converter modules are 
placed.  It can be seen that several modules are placed side by side to provide the energy 
demanded by the load.  After the front-end converter modules, the following stage converters, 
which are known as load converters on the circuit boards on the equipment modules are 
located on the upper berth of the rack.  Therefore, these load converters are also called on-
Fig. 1.1 Structure of basic distributed power system 
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board converters.  As the size of the racks is fixed for a given DPS, it is desired to have more 
space for the equipments such as telecom boards or computer servers.  Thus, the size and 
volume of the power supply has to be minimized. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 On the other hand, increase in number of equipments in a system implies more power 
consumption.  Hence, more power is to be supplied from power sources within less volume, 
which means higher power density.  Moreover, DPS for server system has a fixed rack width, 
such as 19’’, 23’’ or 26’’, 7ft frame work, and the power modules are vertically slide inside 
the rack, as shown in the bottom part of the Fig. 1.2 .  By reducing the profile of power 
modules, more modules could fit into the rack and provide more power.  Therefore, 1.75’’ 
width of module becomes a standard size in a rack, as shown in the bottom part of the Fig. 
1.2.  By reducing the profile of power modules, more modules could fit into the rack and 
Fig. 1.2 Image of DPS for telecom server system 
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provide more power.  Therefore, 1.75’’ width of module becomes a standard profile from 
presently existing power modules. 
1.2 Effects of non-linear loads in the power grid 
 Obtaining power from the utility power grid can be done in different ways.  Most of 
the electronic equipments connected to the electricity power grid draw high peak 
discontinuous non-sinusoidal line current rather than smooth sine wave current.   This current 
is composed of number of harmonic currents, which flow through electricity power grid as 
well as in the equipment itself.  Fig. 1.3 shows the illustration of experimental set-up of 
single-phase alternating current-direct current (AC-DC) bridge rectifier followed by bulk 
capacitor. The schematic of single-phase bridge rectifier shown in Fig. 1.3(a) has been tested 
in the laboratory.  The converter of such arrangement draws a discontinuous non-sinusoidal 
peak current and hence the presence of harmonic currents in the AC-DC rectifier circuit as 
well as in the power grid to which this converter is connected.  The narrow peak input current 
occurs due to the short on-time duration of bridge rectifier diodes as the diodes conduct only 
when instantaneous input voltage is greater than the output voltage. Table 1.1 shows the 
specification and component values of the AC-DC rectifier circuit under test.  The results 
obtained from the test circuit are shown in Fig. 1.3(b), which shows the input line voltage and 
line current waveforms of supply frequency 50 Hz.  Fig. 1.3(c) represents the harmonic 
spectrum of the line current.   
Table 1.1: Specification and components used in the test circuit of Fig. 1.3 
Sl. No Parameter Value 
1 Vac 230 V(rms) 
2 Source impedance, Zs Rin = 0.4 Ω, Lin = 800 μH 
3 Output voltage, Vo 320 V (5% ripple) 
4 Output power, Pout 300 W 
5 Load Constant power load  
6 Co 450 μF/600 V, ESR = 150 mΩ 
7 Diodes (in bridge rectifier) 25NSR120 SQ, Rd=20 mΩ 
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The distortion in the input voltage signal is due to the impedance drop across the 
source impedance caused by this peak current.   In general, the power factor (PF) of a bridge 
rectifier configuration is dependent on the parasitic resistance of the components, type of the 
load connected and the size of the capacitor.   In the circuit shown above, output capacitor of 
value 1.3 μF/W is used.  This is selected based on a thumb rule, 1 μF-2 μF / Watt for power 
supplies [11].  For the illustration shown in Fig. 1.3, the resulting PF is equal to 0.35. This 
low PF and hence, the degradation of the power quality is not only due to the phase-
difference between the fundamentals of the voltage and current but also due to the presence 
of high harmonic current. Thus, a bridge rectifier followed by a bulk capacitor is an 
(b)   Experimentally obtained input voltage and 
current waveforms 
                                 
(a)  Schematic diagram 
Fig. 1.3 Single-phase AC-DC bridge rectifier with bulk capacitor 
drawing peak current 
(c)    Measurement of harmonics on bridge rectifier + filter capacitor 
  
7 
 
inefficient process, which produces a large spectrum of harmonic signals that may interfere 
with other equipments connected to the same power grid. 
Summarizing, a conventional AC-DC bridge rectifier with bulk capacitor has following main 
drawbacks: 
o It generates harmonics and electromagnetic interference (EMI) in the power grid. 
o It has low PF which results in reduced efficiency of the system. 
o It increases the operating temperature in the transmission lines as well as in the other 
equipments connected to the grid. 
o It reduces the capacity of line to provide a maximum power to the load. 
Thus, in order to overcome the above mentioned drawbacks of a converter, it is essential 
to improve the power factor of a system. 
1.2.1 Definition of power factor 
The concept of power factor is a measure of how well the power from the utility grid is 
utilized.  Its value lies in the range between 0 and 1, and it is computed as the ratio of the real 
power to the apparent power.   
Real power
PF =
Apparent power
                                  (1.1) 
Real power is measured in watts and is the power required to do real work.  Assuming 
that the line voltage is a perfect sinusoidal, the real power (PReal) is defined as the product of 
the fundamental of the voltage (VRMS), the fundamental of the current (I1_RMS) and the phase 
displacement (cos ø) between these two fundamentals: 
P = V I cos( )
Real RMS 1_RMS
                   (1.2)   
Apparent power (Papp.), is measured in volt-amps, is the real power plus the reactive power,  
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which makes up the power required to produce the magnetic fields needed to produce real 
work.  It is the product of the RMS voltage (VRMS) and RMS current (IRMS): 
P =V I
App. RMS RMS
         (1.3) 
by definition (1.1), and from (1.2) and (1.3), the PF can be expressed as: 
I
1_RMS
PF = cos( )
I
RMS
          (1.4) 
PF = K cos( )
d
          (1.5) 
where  K
d
is the distortion factor given by, 
I I
1_RMS 1_RMS
K = =
d I 2 2 2
I +I +....+ IRMS
1_RMS 2_RMS n_RMS
     (1.6) 
where ‘n’ is the order of the nth harmonic current. 
The displacement power factor K
θ
is the cosine of the displacement angle between the 
fundamental input current and the input voltage,  
K = cos( )
θ
           (1.7) 
hence,  (1.5) => PF = K K
d 
       (1.8) 
A measure of harmonic content in a circuit is total harmonic distortion (THD) defined 
as the square root of the ratio of the sum of all of the squared higher-order harmonics to the 
amplitude of the fundamental harmonic.  THD is defined as: 
2 2 2
I +I +....+ I
2_RMS 3_RMS n_RMS
THD =
I
1_RMS
      (1.9) 
From equations (1.5), (1.6) and (1.9), we get the relationship between the THD and the PF: 
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1
PF = cos( )
2
1+THD
                 (1.10) 
Therefore, the objective of a power factor correction circuit is to maintain a negligible 
phase angle between the input voltage and current and to keep the harmonics content to a 
minimum level. 
1.2.2 Compliance and regulations of line current harmonics 
As early as 1980, the efforts made in the various power quality surveys by various 
utilities research organizations, corporate industrial campus, and commercial building 
installations [12,13] revealed that for better understanding of various power quality problems 
and to provide cost effective solution to specific problems, monitoring of power quality is the 
first important step. 
Considering the various effects of harmonics and its problems, discussed in the 
previous section, Electricity regulatory commissions and utilities, all over the world have 
started imposing penalty for harmonics dumping by the user into the supply lines.  In India, 
Central Electricity Authority through its statutory body Central Electricity Regulatory 
Commission has notified Institute of Electrical and Electronics Engineers (IEEE) Std. 519-
92--(revised version of IEEE Std 519-1981) through legislature [14], about the allowable 
limits for harmonics in the electrical system. It is essential for both the utility and user 
industry to understand the related standard and to know the limits specified therein.  The 
IEEE Standard 519 imposes limits on particular harmonics as well as on the THD of the 
current waveform.  The detailed recommended practices of harmonic voltage and current 
limits have well reported in reference [14]. 
1.3 Power factor correction techniques       
 As mentioned earlier, due to the proliferation of non-linear loads in the distribution 
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systems, current and voltage harmonics are generated in the power grid. Therefore, there is a 
need to compensate these undesired distortions in order to minimize their effects on the 
distribution system and hence to improve its efficiency.  Broadly, two methods have been 
come across to eliminate the harmonic related problems and to enhance the overall 
performance of the grid or distribution systems, namely passive method, and active method.  
These two harmonic filtering methods are presented and briefly discussed in the following 
sections. 
   In passive PFC approach, an L-C filter is inserted between the AC line and the input 
port of the diode rectifier of AC-DC converter [15-16] as shown in Fig. 1.4(a).  This 
technique is simple and rugged but has bulky size and heavy weight components.  One filter 
is to be connected to eliminate one particular harmonic and hence system becomes bulky and 
expensive in order to eliminate significant amount of harmonics.  Moreover, the power factor 
cannot be very high in this technique.   
In active PFC converter techniques, power electronics DC-DC converter is employed 
and operated at high frequency to shape the input line current as sinusoidal as possible.  The 
simplified basic block diagram of active PFC technique is shown in Fig. 1.4(b).  The 
commonly used topologies as DC-DC converter in active PFC converter are boost, buck, 
buck-boost, flyback, cuk, or sepic topologies [16-20].  In active PFC technique, the input 
power factor can reach nearly unity and the AC-DC interface of power converter emulates a 
pure resistor [15-23].  The boost converter is widely used as a DC-DC converter for PFC 
applications and is most suitable topology for PFC pre-regulator in telecom applications 
because of its inherent properties [16, 23, 24].  Hence the DC-DC converter of boost topology 
is the basic interest of our research and our significance of novel techniques are applied to 
boost converter in PFC pre-regulator system.  The active PFC methods have many 
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advantages over the passive PFC techniques high power factor, reduced harmonics, smaller 
size and weight.  Hence our research is focused in the area of active PFC converter to achieve 
near unity input power factor and hence to increase quality of power in the grid. 
 
1.3.1 PFC control methods 
The PFC control methods are broadly classified into two groups [16, 24-25].  1)  
Active control and 2) Automatic control of line current.  Active control method is associated 
with continuous conduction mode (CCM) of the inductor current and hence it is referred as 
CCM shaping techniques.  On the other hand, the automatic control is used when converter 
operates in discontinuous conduction mode (DCM).  For medium and high power 
applications, CCM is suitable because of low EMI and better input current waveform [16, 

          Passive power factor correction technique           Input voltage and input current response of passive 
                                  PFC technique  
(a)             

Fig. 1.4 Methods of power factor correction techniques 
Active power factor correction technique        Input voltage and input current response of active  
            PFC technique 
                                                                   (b) 
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24]. The DCM method is employed for low power applications, i.e. 300 W or less.  
Furthermore, the active control method is classified as follows: 
(a) Charge control, (b) Hysteresis mode control,    (c) Average current mode control 
(ACMC),  (d) Peak current mode control and e) Non-linear carrier control. 
Each control strategy has its own merits and demerits based on the topology of the 
DC-DC converter employed in PFC converter.  ACMC is the fact of standard technique used 
in industry today for the boost AC-DC PFC converter because of its advantage of less THD, 
improved noise and easy to shape input current waveform [16, 24, 26-31].  
Fig. 1.5 shows the block diagram of ACMC based single-phase PFC boost converter.   
The feedback system has two control loops. Namely, voltage control loop and current control 
loop. In Fig. 1.5, block ‘X’ represents the voltage loop, which is also referred as outer loop 
and regulates the output voltage that is higher than the peak value of input voltage. Block ‘Y’ 
is the inner current loop which is much faster loop.  In current control loop, current tracking 
forces the average value of boost inductor current to track the reference current so that it has 
the same shape as that of rectified input voltage [32, 33].  This task gives the input a nearly 
unity power factor.  Block ‘Z’ is basically a low pass filter, which provides the voltage feed-
forward signal to the multiplier.  This block causes power input of the AC-DC PFC converter 
to remain constant at a specified level (determined by the load) irrespective of the changes in 
the line voltage.  The magnitude of feedforward signal is proportional to the RMS value of 
the input voltage. 
1.4 Performance parameters of PFC converter 
1.4.1 Low bandwidth and its effect on the active PFC converter 
In the approach to meet international standard regulations and recommendations, such 
as IEC 100-3-2, IEE-519, in high quality rectifiers, the main effort is devoted to the quality of 
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the input current waveform. But the dynamic response of the output voltage in such 
converters is sacrificed.  This is due to the fact that a low-pass filter has to be placed in the 
output voltage feedback loop when the bulk capacitor is used at the output terminals of PFC 
converter [30, 32, 33].  This low pass filter in the voltage feedback loop is needed to reduce 
the THD of the input line current and hence the improved input power factor of overall 
system.  This makes the poor dynamic response of a converter. For the applications, 
especially power supplies to air-craft, bio-medical equipments and defense etc, the dynamic 
response of power supplies cannot be neglected. The most possible operating modes within 
the PFC boost converter are discussed in this section.  The trade-off between output capacitor 
Co and voltage loop feedback capacitor Cvf, pointed in Fig. 1.5 has been reported in reference 
[29].  This is essentially based on the effect of output capacitor Co and voltage loop feedback 
Fig. 1.5 Block diagram of ACMC PFC boost 
converter 
A B
2C
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capacitor Cvf employed in ACMC PFC boost converter, and which can be analyzed on two 
dimensional graph as presented in Fig. 1.6. 
In the linear design region, a very high output capacitor valued along with lower 
feedback capacitor is used to have the advantage of fast dynamic operation with low ripple on 
the output voltage.  This is the commonly used mode in PFC converters.  Hence, earlier 
design has been stated on this linear region to avoid any undesirable, unknown phenomena 
inside PFC converter due to the shortage in other operating modes information and analysis. 
 
 
 
 
 
 
 
 
 
 
 
Based on the nonlinear design models, new stable and unstable operation regions have 
been identified by authors reported in references [29, 35-37]. The progressed research in 
improving the power density, a new stable design regions are identified for a medium output 
capacitor values and slightly higher feedback capacitors than that used in linear region 
design.  A good performance has been noticed with improvement in dynamic response. 
However, this leads to the use of a second stage DC-DC converter to obtain regulated output 
Fig. 1.6 Graph showing all possible dynamic operation of PFC boost converter 
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voltage as this approach has higher output ripple voltage.  Unstable region and highly 
distorted regions also have been detected which result in asymmetrical input current 
waveform and increased amplitude in the output voltage ripple.  In some worst case 
conditions, input current is seen to be non-sinusoidal current, this is due to the saturation of 
feedback amplifier in voltage control loop. 
The concept of improvement in the dynamic regulation and to decrease the bulk 
capacitor size can be expressed from the simple example.  A second DC-DC converter is 
cascaded with the first converter, with the bulk capacitor placed in between as shown in Fig. 
1.7.  Due to the two stage power processing, system efficiency depends on the efficiencies of 
both stages and obviously efficiency of entire system will be much lower than that of each 
stage also the controlling of the complicated power circuit cannot be neglected.  
Practically speaking, the dynamic response of PFC converter is mainly restricted by 
low bandwidth of voltage loop control in the feedback system.  Several other methods have 
been proposed to improve the dynamic response of PFC converters.  The extension method of 
two stage approach discussed above is proposed in reference [34], in which first stage is 
having dual output voltage of equal magnitude and same is fed to the second stage converter.  
The main idea in this method is to reduce the value of output capacitor and hence exhibits 
increased power density and improved dynamic response with no penalty in the efficiency of 
Fig. 1.7   Two-stages in cascaded approach to improve dynamic response 
of PFC converter 
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converter.  This method can be applied to all other possible topologies of DC-DC converter in 
PFC AC-DC rectifiers.  In reference [38], authors have proposed novel dynamic 
improvement based on dual controller method.  In this technique, the voltage control block 
has two loops.  One loop is having low bandwidth which is active during steady state 
operation and other loop is having high bandwidth which is active during transient response 
of a system.  Only one loop will be operating at any instant of time.  The better dynamic 
performance can be achieved with this method but the additional auxiliary circuit is 
incorporated to drive either of two voltage loops to transit from steady state to transient or 
vice versa lead to the complexity in the control circuit.  
The simple novel idea is introduced in reference [39], in which the PFC boost 
converter is of soft switching.  In this proposed method, voltage loop has a variable gain, with 
small steady state error and to achieve wide bandwidth with sufficient phase margin.  The 
compensation network is optimized dynamically to achieve a satisfactory result during 
transient period.  It has been noticed that, the transient response from full-load to low load is 
improved by 31% when compared with the conventional pulse width modulation (PWM) 
control.  
The novel two sided PWM control is proposed in our research and is discussed in 
chapter 2 of this thesis to improve the dynamic response of PFC boost converter. 
1.4.2 Losses in PFC converter 
For application like DPS, high power density and low profile begin to be the standard 
approach.  Since, the volume of passive components of the converter reduce with the 
increasing of the switching frequency, the converters are operating at higher switching 
frequencies.  It is still questionable that PFC is able to operate at such a high switching 
frequency.   In a conventional PFC boost converter, because of the CCM operation, large 
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diode’s reverse recovery current flows.  Therefore PFC converter has large switching loss and 
is not able to work at high switching frequency.  Furthermore, especially at low input line 
voltage condition, a large conduction loss is caused by input diode bridge and MOSFET on-
state resistance due to high line current level.   
One of the major issues in operating the PFC converter at high switching frequency is 
the occurrence of switching loss during switching transient period.  Although conduction loss 
approximately remains same for all different switching frequencies, switching loss increases 
proportionally to the switching frequency.  Hence, to enable the converter to operate at higher 
switching frequency and to improve the efficiency, switching loss must be eliminated or 
minimized.  In the past years, much research and efforts have been done to minimize the PFC 
converter switching loss as well as conduction loss. 
The active power switch used in the PFC converter is one of the most eminent sources 
for power loss.  The device losses are broadly classified into three categories: conduction 
losses, switching losses and blocking losses.  The blocking losses are also referred as leakage 
losses and are normally being neglected.  Metal oxide semiconductor field effect transistor 
(MOSFET) is the active switching device used in the boost converter of our proposed 
research work; hence, hereafter the discussion on losses is applicable to MOSFET in boost 
converter unless it is specified in the thesis.  The conduction loss of the MOSFET is the 
current square times the on-state resistance of the device.  On the other hand, switching loss 
is due to the overlapping of the voltage and current waveforms during switching transition.  
This switching loss is approximated as the half the drain voltage times the inductor current 
over the switching time [40-43].  The switching loss of MOSFET also includes the loss due 
to output (drain-source) capacitance.  The charge is stored in the output capacitor of 
MOSFET device.  This stored charge is dissipated during turn on transition of MOSFET and 
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this is calculated as half the output capacitance times the square of drain-source voltage times 
the switching frequency.  The other losses also exist in the converter due to MOSFET body 
diode conduction loss, control circuit and gate drive loss. 
A new concept based on energy balance condition is reported to calculate the 
switching loss due to the output capacitance of MOSFET [44-47]. The relationship between 
output capacitance and switching loss of MOSFET is found as a combined ratio which can’t 
be separated into two terms;  The result obtained from this method shows that switching 
energy loss can remain same and is given by 0.5 (ID)(VDS) (tfall+trise), as the total of switching 
and output capacitance losses [43].  On the other-hand, the effect of output capacitance of 
MOSFET affects the rise and fall times over the switching period.   The switching losses in 
each semiconductor device of the converter are calculated and the converter is to be designed 
to eliminate or to minimize the losses to improve the overall efficiency of the converter.   
1.4.2.1 MOSFET and Diode loss calculation 
1.4.2.1.1 Conduction losses 
Conduction losses in power MOSFET are calculated using an MOSFET 
approximation with the drain-source on-state resistance RDSon. 
vDs (iD)=RDSon (iD) (iD)                                                                                                (1.11) 
vDs and iD are drain-source voltage and the drain current respectively.  The typical value of 
RDSon can be read from the device data-sheet diagram. 
Therefore, the instantaneous value of MOSFET conduction losses is: 
pCM(t) = vDs (iD) = [RDSon] iD
2
(t)                                         (1.12) 
By integrating the above equation, over the period of cycle, the average value of the 
MOSFET conduction losses can be obtained as, 
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1 1 2 2
( ) ( )0 0
T T
P p t dt R i t dt R IDCM CM DSon DSon DRMS
T T
   
                                            (1.13)
 
where IDRMS is the RMS value of the MOSFET on-state current. 
The conduction losses of the anti-parallel diode of MOSFET are also considered as it 
conducts for short duration of operation of the PFC converter topology proposed and 
described in chapter 4.  The conduction losses of body diode of MOSFET can be calculated 
using a diode approximate equivalent circuit which is a series connection of voltage source 
VD0 representing diode on-state voltage and a diode on-state resistance RDSon,  VD_DB being the 
voltage across the diode and iF_B the current through the body diode: 
vD_DB  = vD0 + RDSon (iF_B)                                                                                                   (1.14) 
The instantaneous value of power loss due to body diode conduction is given by, 
2
C_DB D_DB F_B D0 F _B D F_Bp (t)= v (t) i (t) = (v ) i (t) + R i (t)                                                          (1.15) 
If IB_RMS is the RMS value of body diode current, the average value of body diode conduction 
losses over a period of switching cycle T is 
2 2
_ 0 _ _ 0 _ _
0 0
1 1
( ) [ ( ) ( ) ]
T T
C_DB C DB D F B D F B D F Bavg D F BRMSP = p t dt v i t R i t dt v I R I
T T
    
                
(1.16)
 
In the same way, the conduction loss of the main or boost diode of converter can be 
calculated and is given by, 
2
_ _
0
1
( )
T
CD CD D F avg D F RMSP = p t dt v I R I
T
 
             (1.17) 
where, PCD is the total conduction losses of boost diode. 
IF_avg and IF_RMS are average and RMS values of forward current flowing through diode under 
consideration respectively. 
 
1.4.2.1.2 Switching losses and gate drive losses 
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The switching loss is the sum of the switching losses during turn-on and turn-off 
processes of the MOSFET.  Whenever the boost diode in PFC boost converter switches off, 
the reverse recovery current of that diode flows through the MOSFET as soon as MOSFET 
turns on.  Hence the turn-on losses of MOSFET is the sum of switch–on energy loss without 
considering the boost diode reverse recovery effect and switch on energy dissipation caused 
by reverse recovery current of boost diode in the MOSFET.  To have clarity in the calculation 
of total switching losses within the MOSFET device, a switching characteristics of a 
MOSFET shown in Fig. 1.8 is considered.  Fig. 1.8(a) presents the drain-source voltage VDS 
and drain current iD waveforms without considering the reverse recovery current of boost 
diode in a converter.  The qualitative overview of the instantaneous power loss of a 
MOSFET, which is a product of device voltage and current waveforms, is shown in Fig. 
1.8(b), while Fig 1.8(c) shows the reverse recovery current switching effects of the boost 
diode on the switching losses of the MOSFET during turn-on process.  The total turn-on 
energy losses, Eon of the MOSFET is approximately equal to the sum of total energy enclosed 
by the triangle during turn-on process of Fig. 1.8(b) and the total energy stored in the boost 
diode shown in Fig. 1.8(c). 
Therefore,  _ _( ) ( )
2
ri fv
on M DS D on rr DS
t t
E V I Q V
 
   
              (1.18)
 
where, tfv is the voltage VDS fall time and tri is the current ID rise time of MOSFET during 
turn-on process.  
The turn-off energy losses in the MOSFET can be calculated in the similar manner. 
From Fig. 1.8(b), considering the turn-off transition of MOSFET, 
_ ( )
2
rv fi
off M DS Doff
t t
E V I
 
   
         (1.19) 
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where trv is the rise time of the MOSFET drain-source voltage and tfi is the fall time of the 
MOSFET drain current iD. 
Turn-on energy in the boost diode consists of mostly of reverse recovery energy, denoted by 
EonD:  Hence, It can be calculated as follows,
 
_ _
0
1
( ) ( )
4
tri tfv
on D D F on Drr rr DrrE v t i t dt E Q V

  
                                                 (1.20) 
VDrr is the voltage across the boost diode during reverse recovery (not shown in Fig. 1.8).   
 
Fig. 1.8 switching characteristics of MOSFET 
semiconductor device  
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For the worst case condition, this voltage is approximated as the output voltage 
(higher) level of boost converter.  The switch off losses within the diode is normally 
neglected. Hence, the switching losses in the MOSFET and the boost diode are the product of 
switching energies and the switching frequency of the converter.  Therefore, 
_ _ _( )SW M on M off M sP E E f 
                           (1.21) 
_ _ _ _( ) ( )SW D on D off D s on D sP E E f E f                                 (1.22)
 
Gate drive losses of the parameters of the MOSFET are defined by the gate charge Qg, the 
gate driving voltage Vg and switching frequency fs as, 
Pg = Qg Vg fs                                                         (1.23) 
hence, the total loss in the converter can be expressed as, 
Ptotal_loss= PCM + PC_DB + PCD + PSW_M  +  PSW_D+Pg                 (1.24) 
Ptotal _loss= PC + PSW+Pg                     (1.25) 
where, PC = PCM+PC_DB+PCD  and PSW = PSW_M+PSW_D 
The overall efficiency of a converter is determined by a ratio of output power delivered to the 
load to the input power of the converter.  Hence,        
                                                                                  (1.26) 
 
where, Pout is the power consumed by the load and Pin is the power input to the 
converter.  Overall efficiency η can be improved by reducing the losses in a converter.  The 
approximate switching losses of conventional hard switched converter and that of resonant 
converter switching losses are shown in Fig. 1.9.  By the application of suitable soft 
switching technique in a converter, the unavoidable switching losses can be minimized.  
However, the stress and strain of a switching device during turn-on and turn-off processes 
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shown in Fig. 1.9(a) and Fig. 1.9(b) can also be eliminated by employing suitable soft 
switching techniques such as ZVT, ZCT and active clamp topologies.  When switching 
frequency becomes very high, a significant compromise has to be made between conduction 
loss and frequency related losses such as, switching loss and gate drive loss.  Several soft 
switching driver circuits for converters are proposed in the past for improvement in the 
efficiency of a converter [48-52]. 
 
1.5    Soft switching converter topologies 
 In 1980s, lots of research efforts were established towards the use of resonant 
converters.  The basic circuit diagram of conventional boost PWM switch is shown in Fig. 
1.10. A fundamental deviation from the conventional forced turn-off approach is the ‘zero 
current’ switching technique reported in references [53, 54].  In probing for a general zero 
Fig. 1.9 Unavoidable switching losses in converters  
(a)   Conventional hard switching 
characteristics  
(b)   Resonant converter switching 
characteristics  
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current switching (ZCS) technique, authors have proposed the ‘resonant switch’ in reference 
[55].   By simply replacing the power switches in conventional PWM converters by resonant 
switches, new families of converters called ‘quasi-resonant’ converters were introduced.  
This new family of converters can be viewed as hybrid converters between PWM converters 
and resonant converters.  Diverse forms of quasi-resonant concepts in PWM converters have 
been reported in literature [56-78]. These quasi-resonant converters utilize the principle of 
inductive or capacitive energy storage and transfer in a similar fashion as PWM converters 
and the circuit topologies also resemble those of PWM converters.  It is to be noted that, in 
 
 
 
 
 
 
 
these converters, an LC tank circuit always present near the power switch and is used not 
only to obtain the sinusoidal voltage or current waveforms of the power switch but also to 
store and transfer energy from input to output in a manner similar to the conventional 
resonant converters.  A resonant inductor Lr is connected in series with active switch SW to 
achieve ZCS operation and resonant capacitor Cr in parallel with active switch SW provides 
ZVS operation.  In general, the actual implementation of the resonant switch can be either a 
‘half-wave’ configuration or a full-wave configuration.  The basic resonant switch 
configurations for ZCS operation of a switch SW are shown in Fig. 1.11 (a)-(c). The resonant 
diode Dr in series with the active switch SW creates ZCS half wave configuration as this  
Fig. 1.10 Conventional boost converter PWM switch cell 
  
25 
 
arrangement provides unidirectional current and on the other hand, the resonant diode Dr 
connected in anti-parallel with switch SW provides ZCS full-wave configuration.  Similarly, 
the half-wave and full-wave configuration of ZVS resonant converters can be obtained and 
have been reported in reference [79].  It has been found that, the resonant converters 
employing half-wave resonant switches have DC voltage conversion ratios sensitive to load 
 
 
 
 
 
 
variation.  However, the DC voltage conversion ratios can be made load independent by 
simply modifying the resonant switch into a full-wave configuration [66].  Fig. 1.12 shows 
the basic topologies of soft switching resonant converters.  In the ZCS quasi-resonant switch 
converter shown in Fig. 1.12(a) and Fig 1.12(b), the boost diode DB operates with ZVS and 
the active switch SW and resonant diode Dr operate with ZCS.  On the other hand, the active 
switch SW and resonant diode Dr operate in ZVS and boost diode DB operate with ZCS in 
full-wave ZVS quasi-resonant converter shown in Fig 1.12(c).   
There are some drawbacks in quasi-resonant converters which are discussed above, 
such as, the limitation of maximum switching frequency in ZCS quasi-resonant converters.  
This is because of the capacitive turn-on switching loss caused by the discharge of the output 
capacitance of the switch in ZCS quasi-resonant converters.  Since, this loss is proportional to 
the switch output capacitance, switching frequency and proportional to the square of the input 
voltage.  It has a particularly significant effect on the performance of the ZCS quasi-resonant  
Fig. 1.11 Resonant switch configurations (a) General topology (b) Half-wave 
configuration and (c) Full-wave configurations 
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converters. In addition to this, the current level flowing through the circuit components will 
be higher than the required values of input current and load current.  ZVS quasi-resonant 
converters do not suffer from turn-on switching loss, and therefore can operate at higher 
frequencies than ZCS quasi-resonant converters.  Since, they do not circulate a significant 
amount of energy; they can achieve extremely high efficiencies.  However, their applications 
are very limited because of design constraints imposed by the characteristics of today’s 
semiconductor devices that limit their input voltage and load range [80]. The multi-resonant 
converters are the resonant converters which overcome the above mentioned drawbacks of 
ZVS and ZCS quasi-resonant converters.  In multi-resonant converters, soft switching is 
achieved by unique arrangement of a multi-element network that absorbs all major parasitic 
in the resonant circuit, including the active switch output capacitance, diode junction 
(d) Full-wave ZCS quasi-resonant boost 
converter 
                   
(c) Half-wave ZCS quasi-resonant boost 
converter 
(b) ZVS Multi-resonant boost 
converter 
(a) Full-wave ZVS quasi-resonant boost 
converter 
                   
Fig. 1.12 Basic topologies of soft switching resonant converters 
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capacitance and transformer leakage inductance.  The ZVS based multi-resonant converter is 
shown in Fig. 1.12(d).  This unique arrangement of parasitic element in the converter allows 
these converters to operate at high switching frequencies with favorable soft switching 
conditions for all the semiconductor devices in a converter, i.e. with zero voltage turn-on of 
the switch(es) and zero voltage turn-off of the diode(s).  Like any other ZVS converters, ZVS 
multi resonant converters require constant off-time, variable-frequency control, but they can 
also be modified to operate at a constant frequency [56, 81,82].  But the major drawback of 
multi-resonant converters is the increased circulating energy which is caused by a continuous 
resonance of the multi-element resonant circuit.  The effect of this circulating energy is 
particularly significant for applications with wide input voltage range. Also, since multi-
resonant converters regulate the output voltage with constant off-time, their frequency 
increases as the load decreases and the input voltage increases.  Therefore, frequency 
dependent losses increase.  This increased conduction losses (due to the increased circulating 
energy) and increased frequency-dependent losses significantly affect the partial-load 
efficiency.  However, for properly designed converters that reduce the circulating energy, 
high partial-load efficiency can be maintained down to 30% - 40% of full load [56]. 
 Apart from these resonant converters, other soft switching techniques known as active 
clamp converters for AC-DC PFC converters as well as for DC-DC converters have been 
reported in the literature [83-87].  These techniques achieve soft switching to main switch as 
well as to other switching devices in a converter, but the soft switching process under zero 
voltage switching is load dependent.  Hence, the voltage and current ratings of the switches 
employed in these active-clamped converters are higher than the source voltage and load 
current levels [88-89].  
 To reduce the semiconductor device switching losses and to overcome some of the 
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drawbacks of a converter discussed above, passive snubber techniques came into the research 
[71, 90-96].  The soft switching by adding auxiliary passive circuit (which consists of only 
passive switches and passive elements) in association with conventional DC-DC PWM 
converter achieves ZVS or/and ZCS of active switch as well as other passive semiconductor 
devices employed in auxiliary circuit.  These soft switching techniques with passive snubber 
circuits are popular and still rolling in the industrial research because of their simplicity in 
design and increased efficiency of converters.  However, some of the lossless passive snubber 
circuits proposed in references [71, 92,94, 96] suffer from increased device stress and hard 
switching of boost switch and boost diode at higher frequency operation of a boost converter.   
The succeeding and most attractive soft switching techniques in these days are zero 
voltage transition (ZVT) and zero current transition (ZCT) PWM techniques which are most 
commendable ones among other existing soft switching techniques [47, 79, 97-98] and 
considerable research effort has been come across in this ZVT and ZCT soft switching 
technique [47, 72, 79, 97-117].  In ZVT and ZCT soft-switching techniques, one auxiliary 
active switch, passive devices and elements forming an auxiliary circuit is connected in 
parallel with the conventional boost active switch.  The basic ZVT and ZCT topologies are 
shown in Fig. 1.13.  This arrangement provides a partial resonance period created by a shunt 
auxiliary circuit to achieve ZCS or ZVS during the switching transition.  This technique 
retains the advantages of a conventional PWM converter and quasi-resonant converter 
because once the switching transition is over, the converter operation reverts to the regular 
PWM operation mode.  Hence, the features of the ZCT PWM and ZVT PWM soft switching 
converters are summarized as follows: 
 Zero voltage/current turn-on/off for the active power switch over the wide line and 
load range. 
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 Low voltage/current stresses of the power switch and rectifier diode. 
 Constant switching frequency operation in the converter. 
 Minimal circulating energy within the converter. 
 
As discussed earlier, the proliferation of utilization of laptops, biomedical equipments 
and portable equipments applicable to all applications, claim for power sources of high power 
Fig. 1.13 Basic topologies of ZVT and ZCT PWM converters 
(b) Boost  ZVT PWM switching cell (a)  ZVT PWM switching cell 
(c)  ZCT PWM switching 
cell 
(d)  Boost ZCT PWM switching cell 
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density and high efficiency.  Power density in PFC pre-regulator power sources can be 
improved by reduction of losses and size of components.  Size reduction of magnetic 
components and other passive elements can be done up to certain extent depending upon the 
operating switching frequency of the converter. Thus, the recent demands for high efficiency, 
high power density, and reasonable cost power supply for telecom and computer applications 
in DPS motivates to design pre-regulator PFC boost converters with active or passive 
auxiliary circuits at different load conditions. 
The proposed converters of our research work can achieve high efficiency and high 
power density by reducing losses and operating at high switching frequency. Also, these 
topologies reduce the voltage or/and current stresses, which lead to the low power rating 
components at reasonable cost of an overall system. 
1.6   Modular system 
The use of three-phase AC-DC rectifiers with high quality input currents with 
excellent output voltage regulation to meet telecommunication standards have been reported 
in references [10, 84, 118-122].  The main intension of this approach is to achieve higher 
power expandability and low volume occupancy of distributed power system sources.  In this 
modular approach, three identical single-phase AC-DC converter modules are connected in 
parallel to form a three-phase converter system with or without using the neutral line of the 
three phase power supply (which may not be available in some applications or installations).  
With this approach, the single output filter capacitor is enough at the output of the 
three-phase converter whose volume and weight are reduced drastically owing to the 
fact that, like the three-phase rectifier, the dominant ripple frequency is six times the 
input source frequency. This approach of three-phase AC-DC converter has its own vantage 
of providing 48 V or 24 V DC voltage output from three-phase AC supply with a direct 
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single stage power converter with automatic PFC, electrical isolation and simple DC-DC 
control characteristics.  Fig. 1.14 shows basic block diagram three identical AC-DC PFC 
converters in modular system.  Besides the above mentioned merits, the modular approach 
has the following advantages [10, 84, 120, and 121]. 
 Improved reliability and performance of converters. 
 Flexibility in expanding the power rating of converters. 
 Low periodic maintenance and repair of power converters because of the use of standard 
single-phase converter units. 
 Avoids the use of expensive components of larger rating which may occur in single high 
power converter. 
 Calibration of components directing to reduction in manufacturing cost and time. 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 1.14 Block diagram of three identical PFC converters in modular approach 
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Modular approach presented in [121] for three – phase applications suffers from 
problem of phase current interactions between different modules, this phase current 
interaction affects the slope of the boost inductor current during the off period of the main 
switch.  In the proposed converters of our research work, no such interaction takes place 
between modules as such systems have been developed and is well presented in [84, 120]. 
1.7   Motivation 
The tremendous requirements of power sources for almost all electronic products 
under different power ratings pose stiff challenges to power supply designer.  Regulated 
voltage at DC bus bar, increased current requirements and the dynamic characteristics of AC-
DC active PFC converters create new demands on power distribution and management.  The 
issues such as high efficiency, high power density, and fast dynamic response etc, became 
critical for specific applications such as power sources to telecom and computer servers, bio-
medical equipments, and aeronautical engineering.  The transfer of electrical power from 
power grid to customer end with low cost and increased efficiency has been made possible 
due to advances in Power Electronic converter design with sophisticated control methods. 
But compromise is to be done in some extends with size, weight and cost etc. in today’s 
Power Electronic apparatus. 
The cost, size and performance advantages have promoted Power Electronics 
applications extensively in industrial, commercial, residential, aerospace and military 
environments in recent years.  Today, a market demands the miniaturization of power 
sources.  This compels to go for high switching operations of power converters which reduce 
the size of magnetic components employed in converters.  High switching operation of 
converters leads to the increased switching losses which reduce the efficiency of converters.  
Another basic requirement for electronic loads in DPS is to provide galvanic isolation to 
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satisfy safety standards and to achieve flexible system configuration.  These requirements can 
be fulfilled by employing active PFC converters is DPS.  The research is still progressing to 
achieve fast dynamic response, better efficiency, and high power expansion with stringent 
regulatory standards, which motivates to develop improved performance of active PFC 
converters employed in DPS.  A simple extended PWM switching technique has been 
investigated in our research work and employed in AC-DC PFC converter to improve the 
dynamic response during step change in load current and line voltage.  The same concept is 
extended to three-phase system in modular approach to expand the power rating of 
converters. 
Increased popularity of DPS claims for high power density and efficiency of AC-DC 
PFC converters. Power density will be improved by reduction of losses and size of 
components. Size reduction can be done up to certain extent depending upon the operating 
switching frequency of the converter.  Several topologies were proposed in past few years 
such as: quasi-resonant converter, resonant converter and ZVT-PWM converter; to reduce 
losses. But resonant converters suffer from the disadvantage of high voltage and current 
peaks. This in-turn causes the device ratings to be much higher than the hard-switched 
counterparts. ZVT techniques become popular as it provides reduced voltage and current 
stresses with much reduced switching losses. Recent demands of high efficiency, high power 
density, low cost power supply in DPS motivates to design ZVT based AC-DC PFC 
converter with active and passive auxiliary circuits. The proposed converters can achieve 
high efficiency by reducing switching losses. It reduces voltage and current stresses, which 
leads to low cost and low power ratings components. 
Besides increased efficiency, power expansion and reliability of AC-DC PFC 
converters employed in DPS are quite significant.  These requirements can be accomplished 
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with the modularity approach.  In addition, this approach also provides easier thermal 
management and maintainability.  These requirements motivate to implement soft switching 
technique in modular system of ZVT based PFC converters to achieve high power density 
with improved efficiency. 
1.8   Objectives 
From the preceding discussion, the dissertation objectives may be streamlined as follows: 
 To develop efficient PWM control technique for single-phase as well as for three-
phase AC-DC PFC boost converters.  A simple extended PWM technique overcomes 
the sluggish response of PFC converters and also reduces the voltage stress of PFC 
boost converter components during transient periods. 
 To implement soft switching techniques in single-phase AC-DC PFC boost converter 
topology employing active auxiliary circuit and passive snubber circuit.  This 
proposed technique will improve power density and efficiency for medium power 
applications.  Another main objective is to eliminate the voltage and/or currents 
stresses of boost semiconductor switches as well as semiconductor switches of 
auxiliary circuit itself.  The proposed converters can achieve better efficiency at side 
load range. 
 To develop three-phase modular system of power rating 1.5 kW, 400 V, 100 kHz with 
reduced switching losses, reduced voltage and current stresses of semiconductor 
devices. 
1.9   Dissertation structure 
From the introduction, it can be observed that, several fundamental factors have been 
considered for the improvement of performance of front-end AC-DC PFC pre-regulator.  To 
meet certain factors with respect to performance improvement requirement of PFC converter, 
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in this dissertation, different proficiencies have been investigated, which include dynamic 
response, different converter topologies to meet high power efficiency and modular approach 
solution to achieve power expandability for front end converters in distributed power system. 
In chapter 2, issues of PWM control in PFC converter have been discussed.  For PFC stage, it 
is desirable to have better dynamic response for change in input voltage or load current. Due 
to the presence of low bandwidth filter in the voltage control loop, the system has slow 
response.  Therefore, it is essential to find out the extended PWM switching technique to 
achieve fast dynamic response in PFC converters.  A simple extended version of PWM 
technique is proposed for front-end AC-DC PFC converter for dynamic improvement.  From 
the theoretical analysis, simulation and experimental verification, it is demonstrated that by 
applying two sided PWM technique for single-phase and three-phase PFC converters, a faster 
dynamic response can be obtained with primary achievement of nearly unity input power 
factor of converter.  
High switching frequency of PFC circuit can result in smaller EMI filter size and 
boost inductor size.  With higher switching frequency, switching loss is the major concern.  
To allow PFC circuit operating with switching frequency of 100 kHz, in chapter 3, PFC boost 
converter with passive snubber circuit has been discussed.  Firstly, the boost converter with 
passive snubber circuit is discussed and its optimistic design is described.  This topology can 
achieve higher efficiency by minimizing switching loss with voltage and current levels within 
the permissible limits.  The performance evaluation of a single-phase PFC boost converter 
prototype developed in a laboratory has been analyzed and verified with a simulation results.  
Furthermore, to overcome the drawbacks of PFC converter with passive snubber circuit, a 
simple active snubber ZVT based PFC boost converter is proposed in chapter 4.  An optimal 
design methodology for PFC boost converter with active snubber circuit has been presented.     
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Through the analysis and practical verification of single-phase circuit operation at full load 
condition and soft switching process of all semiconductor devices show that successful 
auxiliary resonant converter design relies on proper design of boost inductor and selection of 
snubber capacitor components.  Furthermore, PFC boost converter with auxiliary snubber 
circuit exhibits small switching loss due to its soft switching capability and soft turn-off of 
boost diode.  Therefore, it is able to operate at high switching frequency to achieve high 
efficiency while maintaining nearly sinusoidal input line current. 
In chapter 5, a modular approach solution for front-end AC-DC PFC converter is 
proposed to gain the inherent advantages of modularity for DPS.  To obtain the benefits of 
modular approach, three identical single-phase AC-DC PFC converters with soft-switching 
topologies have been demonstrated. Here, the single-phase converter circuits proposed in 
chapter 3 and chapter 4 are developed in modular approach and corresponding results have 
been presented.  The experimental result show that, the modular approach is able to achieve 
the power expandability of 1.5 times the power developed by single-phase converters 
proposed in chapter 3 and chapter 4.   
Last chapter 6 is dedicated to summary of overall thesis and future work on 
performance analysis and its improvement of front-end AC-DC PFC converters. 
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Introduction 
Chapter 1 explained in detail the dynamic response problems occurring in PFC AC-DC 
converters.  Due to input power variation in PFC converters, output load voltage contains a 
ripple voltage, whose frequency is twice the line frequency, which affects the input current 
waveform unless the voltage loop bandwidth is held below the half of the line frequency.  This 
low bandwidth in voltage loop makes the active PFC converters to have sluggish transient 
response.  This sluggish transient response problem is further compounded by large voltage 
overshoots and voltage drops enforcing additional stress on the PFC components, as well as on 
its downstream switch mode power supply load.  It was pointed out that, simple way of obtaining 
good transient response is possible only by sacrificing the efficiency of the overall system by 
cascading the PFC pre-regulator with second DC-DC converter [29, 34]. 
In chapter 1, it is also discussed about the various methods proposed to ameliorate the 
dynamic response without permitting propagation of the ripple through voltage loop. Even 
though effective methods have been proposed for improvement of the voltage loop dynamics, the 
conventional low bandwidth design of the voltage loop is still predominant. This is mainly due to 
unresolved controller design and PWM technique issues.  This motivated us to focus on the 
research of dynamic improvement of converters employed for PFC applications. 
Following above discussion, in this chapter investigation of improvement in the dynamic 
response of a AC-DC PFC boost converter with novel PWM strategy is carried out. This novel 
PWM control strategy for PFC applications has been published in our publications [123, 124]. 
The advantages of the proposed scheme are:  
(a) The bandwidth of voltage loop can be still maintained small to avoid ripple frequency 
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propagation through the voltage loop and hence eliminates the distortion in input current. 
(b) This novel PWM strategy can be applied to three-phase PFC converter in modular system, 
hence exhibiting the higher power expandability. 
(c) Improves the audio susceptibility of the converter system. 
The high quality of input current in AC-DC PFC converter is often achieved by a current 
mode PFC controller Integrated Chip’s (IC) such as UC3854, UC3853, AN-1077, IR1150, etc.   
As described in section 1.3.1 of chapter 1, these PFC controllers essentially have current loop, 
voltage loop and feed-forward loop to achieve unity input PF in PFC pre-regulator system.  The 
important conception of each loop is discussed in detail and this outlines the importance and 
significance of this study. 
2.1 Design analysis for PFC feedback control system 
2.1.1 Current Loop Compensator 
Excellent references exist on current loop design [32, 125-128].  The objective of this 
loop is to track a reference sine waveform whose frequency is twice the line frequency.   This 
reference signal has a high dv/dt around the zero crossings of the line.  Therefore the loop needs 
gain at frequencies corresponding to the higher order Fourier coefficients needed to recreate the 
reference waveform.  This implies high bandwidth for the current loop. A bandwidth of 10 kHz 
can be considered for this type of PFC application which is usually adequate for 50 Hz or 60 Hz 
line frequency [32, 128].  In order to design a proper current loop compensator, the equivalent 
model of the boost converter is analyzed. By applying three terminals PWM switch model [32, 
128] to the boost converter, the small signal equivalent circuit of the boost converter shown in 
Fig. 2.1 is obtained.  The power stage small signal duty to current transfer function of the exact 
model of boost PFC converter shown in Fig. 2.1(a) is 
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The ‘RSENSE’ term is not seen directly from the Fig. 2.1(a) and (b) but is included here 
since it relates the actual inductor current to the signal at the current loop error amplifier.  In the 
equation (2.1), it can be observed that, the power converter stage DC gain, poles and zeroes are 
moving as the instantaneous line voltage changes (D changes with the line voltage).  It is well 
known that, the output capacitor in a PFC converter is large enough in order to meet the hold-up 
time requirement and to minimize the 100 or 120 Hz ripple.  Fig. 2.1(b) shows the simplified 
form of the small signal equivalent circuit of the boost converter, which is obtained by assuming 
the large output capacitor to meet holdup-time requirement and less switching frequency ripple 
(high switching frequency) [32].  This is essentially a reasonable approximation for realistic 
circuit design. The simplified form of current loop transfer function for the equivalent circuit 
shown in Fig. 2.1(b) is given by, 
Fig. 2.1 Model of boost PFC converter using PWM switch model 
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(a) Exact model (b) Simplified equivalent model at high frequency 
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where VSE is the triangular voltage peak to peak.  
The bode plots of exact model of equation (2.1) and simplified model of equation (2.2) 
are plotted in Fig. 2.2 for selected instantaneous line voltages (including high line and low line 
voltages). It can be observed that although the power-stage DC gain, poles and zero are changing 
with the line, the high-frequency portions of the responses are converging to the response of 
simplified model as shown in Fig. 2.2.  Hence, the simplified model approach is used for 
designing current control loop as it is easier and details obtained from high frequency equivalent 
circuit is adequate to design the current loop.   
 
In ACMC method, current control loop is essentially a current amplifier with a two pole, 
single zero compensation network and this is shown in Fig. 2.3.  The zero is placed to achieve 
the desired phase margin and the pole is placed at or after one-half of the switching frequency to 
reduce the switching noise of the sensed inductor current [129].  
Fig. 2.2 Magnitude and phase response of exact model and simplified model of 
boost PWM switch 
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The transfer function of current loop error amplifier shown in Fig. 2.3 is given by,  
f z
v
p z
i p z f
p z
1+ s R C
A =
C C
s R (C +C ) (1+ s R )
C +C
               
                                                               (2.3) 
here,  Ri and Rf are input and feedback resistors of current loop amplifier. 
        Cp and Cz capacitances to have pole and zero of transfer function. 
Cout  is the output of current loop error amplifier. 
iL and iref are measured inductor and derived sinusoidal currents respectively. 
2.1.2 Voltage feedforward loop compensation 
The RMS voltage feedforward control is performed in many PFC IC controller circuits in 
order to achieve a constant gain in voltage loop over varying input voltages and to provide input 
voltage correction to the line current [32, 102, 130].  It can be observed in Fig. 1.5 of chapter 1, 
that the required average value of the rectified AC input is obtained by a two pole low pass 
filtering circuit, i.e. the output of block ‘C’ is squared before being used as a divider term in 
deriving the reference current signal iref.  The addition of this term in the multiplier does not 
warrant a change in output of a voltage compensator for change in the input voltage for a given 
load. In fact, the output of a voltage compensator becomes proportional to the output power for 
Fig. 2.3 Circuit diagram of current loop error 
amplifier 
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normal operating range [126, 130].  A broad sense of two pole feedforward low-pass filter 
suitable for PFC circuit is shown in Fig. 2.4. The key advantage of this feeforward technique is 
constant loop gain and constant peak power over the specified input range of voltage.  In a PFC 
feedback system of Fig. 1.5, of chapter 1, the output of a multiplier is the reference current signal 
and it is given by,    
2
( ) ( )
( )
ref
A B
i =
C
                                         (2.4) 
where     A= Kv vin, (Kv: Input voltage gain),  
B= vvc, (vvc: Output voltage signal of voltage compensator), and  
C=Kff Vin_rms, (Kff : gain of input voltage feedforward signal) 
 
 
 
 
 
 
Since both the rectified output voltage and boost converter output voltage contain 2
nd
 
harmonic component [130], there exists a ripple in B and C components of Fig. 1.5 of chapter 1.  
Hence, ripples in components B and C are injected into the current reference iref.  From equation 
(2.4), it can be derived that, 
2
ref
ref
i B C
i B C
                                                                                        (2.4a) 
Fig. 2.4 Second order low-pass filter in feedforward loop 
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here, ∆B and ΔC are unknown, the worst case occurs when they have a phase shift of 1800. 
Considering absolute value of equation (2.4a), we obtain, 
2
ref
ref
worst
i B C
i B C
                                                                         (2.4b) 
From the above equation (2.4b), it can be concluded that, for a system looking to achieve 
1.5% THD,  it is typical to allow the feedforward circuit ‘C’ to contribute less than 0.5% 
distortion and the total distortion of ‘B’ should be smaller than 0.5% [131].  The selection of cut-
off frequency of the feedforward low-pass filter and voltage compensator gain should be based 
on this criterion.  
2.1.3 Voltage loop compensation 
The voltage control loop is very essential in feedback system of PFC converters to 
achieve a proper stability of the system.  But there are some trade-offs in designing voltage 
control loop that are particular to AC-DC PFC converter application.  The key requirement of 
power balance, on the line frequency time scale, necessitates that the feedback voltage loop’s 
bandwidth must be less than the half of the line frequency. If not, the voltage loop will distort the 
input line current in order to regulate the output voltage [32, 130].  This makes a trade-off 
between input PF and transient response.   
Generally, a transconductance type amplifier is employed in voltage loop compensator 
which is compensated by connecting impedance between the amplifier’s output and ground.  
Usually, the output current of amplifier is not sufficient to drive a resistive load unless the 
desired DC gain is very high [130].  This implies capacitive loading and hence the integral gain.  
In such cases, the integral compensation can be used.  The transconductance amplifier of voltage 
loop compensator (voltage error amplifier) is shown in Fig. 2.5.  Its transfer function is given by, 
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                       (2.5) 
where, gm is the transconductance of the voltage error amplifier. R, R1, R2, C1 and C2 are the 
elements of transconductance amplifier circuit.   
 
 
In order to analyze voltage control loop in PFC applications, the basic low frequency 
model of the output of the power stage and the current feedback loop have to be considered.  The 
power stage and the current feedback loop compose the voltage controlled current source driving 
the output capacitor connected in parallel with load resistor.  This arrangement essentially forms 
an integrator and it has gain characteristics which rolls off at a constant 20dB per decade rate 
with increase in frequency.  The low frequency small signal equivalent circuit for the power 
stage with the current loop closed [128, 130] is shown in Fig. 2.6.   
 
 
 
 
Fig. 2.5 Voltage loop error amplifier configuration in PFC feedback system 
Fig. 2.6 Small signal model of outer voltage loop for constant power 
loads, r0=RL 
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In above Fig. 2.6, 
2
_ _2 0
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0 0
, , and
in RMS in RMS c
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out
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,    for the constant power load 
case, oL
out
V
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I
.  From the small signal model, the control to output voltage transfer function 
can be obtained as:   
~
0
~
0
c
V
c
V g
G
C s
V
                                                                                                          (2.6) 
For constant power applications, a phase margin of 45
0
 [131] for voltage compensation is 
employed.   
2.2 PWM control 
PWM control plays a vital role in high switching operation of converters.  The output of 
the feedback controller (output of current controller) is applied to one of the inputs of the PWM 
modulator comparator.  On the other input of this comparator, a saw-tooth voltage ramp of 
specified frequency is applied.  Since the feedback signal is connected to the inverting input of 
the error-amplifier, if the output is below the set regulation value, the output of error amplifier 
goes high.   
 
 
 
 
 
This causes the PWM to increase pulse width (hence duty cycle) and thus makes the 
output voltage to rise.  Similarly, if the output of the converter whose value is to be regulated 
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Fig. 2.7 Gain of pulse width modulator 
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goes above its set value, the error amplifier output goes low, causing the duty cycle to decrease.  
The generation of pulse from this PWM to drive the switch in converters is shown in Fig. 2.7.  
As mentioned previously, the output of the PWM modulator stage is a duty cycle and its input is 
the control voltage or the output of the error amplifier.  So, the gain of this PWM stage is not a 
dimensionless quantity, but has units of 1/V.  From Fig. 2.7, it can be obtained that; the gain of 
PWM modulator is equal to 1/VRAMP.  Where VRAMP is peak to peak amplitude of ramp saw tooth 
signal. 
2.2.1 Issues surrounding PWM control 
  As described in previous section 2.1, it is well known that, active PFC AC-DC converters 
always use closed-loop negative feedback systems with PWM technique to achieve objectives of 
line and load regulation. Most PWM controllers use a clock-edge to set one edge of the PWM 
signal and feed-back to set the other edge of the PWM signal. But, one edge available for control 
remains unused. This direct duty cycle control has disadvantages like slow response to sudden 
input changes, poor audio susceptibility and poor open loop line regulation [132-134]. In both 
current mode and voltage mode control of PWM is restricted and it uses one of two edges 
available for control [15, 133, 134]. Controller with hysteresis based on power converters makes 
use of both edges but the switching frequency is allowed to vary and control scheme is sensitive 
to commutation noises [24, 135-137]. Variation in the switching frequency makes it difficult to 
filter the ripple components in the input and output waveforms of the converters [138]. 
Therefore, it is essential to have constant switching frequency for easy design of input EMI filter 
and magnetic components with primary objective to obtain unity power factor in power supplies. 
Saw-tooth ramp generator is required in PFC converters to stabilize fixed frequency PWM 
control. Many commercial PWM controller ICs are available with/without saw-tooth generator.  
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ICs with a saw-tooth generator are limited in switching frequency and ICs that do not include the 
saw-tooth ramp generator are available that operate at much higher switching frequency. Still 
there exists a challenging task for power supply design engineers in generation of the high 
frequency saw-tooth ramp with the fast reset. Employing two sided PWM technique improves 
the dynamic response of the power factor correction converter and it is most suitable for high 
frequency applications [133, 134]. 
2.2.2 Comparison of PWM and two sided PWM techniques 
In broad sense, PWM-scheme is classified by whether one or both edges are modulated.  
The latter requires a double-sided or triangular carrier signal (with equal slope) to generate PWM 
pulses.  Fig. 2.8 shows the difference between single-sided (conventional PWM) and two sided 
latch PWM modulation techniques.  In double sided modulation technique, the pulse transition 
from high to low is occurring at ‘t1’ which is intersection of positive ramp of triangle signal and 
control signal, pulse transition from low to high is happening at intersection of negative ramp of 
triangle signal and control signal.  In case of conventional PWM technique, pulse transition from 
high to low is occurring at ‘t2’ the intersection of positive ramp of saw-tooth signal and control 
signal, transition from low to high is taking place at the instant of end period of saw-tooth signal.  
It can be observed that, the same number of output transitions occurs per period T in two sided 
PWM technique and that of single sided PWM technique, but the signal is sampled twice in two 
sided PWM technique.  Also, the carrier slew-rate is doubled in two sided PWM technique so the 
requirement for fc/f is halved.  In Fig 2.8, it can be observed that, over a period of cycle from nT 
to (n+1) T, the transition of pulse from high to low for two sided PWM technique is occurring at 
instant t1, and transition from high to low for single sided PWM technique is happening at t=t2, 
here t1<t2, hence the quick response is achieved by the two sided PWM technique rather than 
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single sided PWM technique.  This response is mainly depending on the slope, i,e peak value of 
carrier signal.  In two sided PWM technique, the ramp amplitude is chosen to meet the equal 
ramp slope criteria for optimal current mode to achieve better dynamic performance of the 
system.  Thus the two sided PWM method stabilizes any transient responses on the load or input 
line quicker than conventional PWM method for properly designed control loops [134].  This 
novel approach motivated us to employ two sided PWM scheme to AC-DC PFC boost converter. 
 
 
 
 
 
 
 
2.3 Operation of proposed two sided PWM control  
Fig. 2.9 shows a sensor-less current mode control implementation in inner current mode 
control of two sided active PFC AC-DC boost converter.  This scheme achieves modulation of 
both edges while maintaining fully latched operation. In this PWM scheme two comparators are 
used instead of one to set and to reset the switch. One comparator is used for the comparison 
between the feedback signal sign and ramp to set the switch while another comparison between 
an offset feedback signal and ramp to reset the switch. The ramp is not a saw-tooth, which is 
hard to generate at high frequencies [134], but a triangular ramp wave with equal rising and  
(n +1)T (n + 2)TnT
Triangular signal Sawtooth signal Control signal
Two sided PWM
Single sided PWM
Fig. 2.8 Comparison of two sided and single sided PWM techniques 
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falling slopes is used to stabilize the duty ratio of the switch and to set the switching frequency. 
The ramp amplitude is chosen to meet the equal ramp slope criteria for optimal current mode 
control. 
 
Fig. 2.10 shows the timing diagram of the signals in the proposed two sided PWM 
scheme for active PFC AC-DC converter. There is a triangular ramp with equal rising and falling 
slopes. This ramp is compared to the feedback signal with two appropriate offsets. The resulting 
PWM signal is shown at the bottom of the Fig. 2.10.  Note that the delay between consecutive 
rising and falling edges is T. The ramp slope is chosen to be equal to the feedback signal at duty 
ratio of half. This is a design choice and depends on the nominal duty ratio. 
2.3.1 Time domain analysis 
By applying the switch set and reset criteria for a current mode control of two sided 
PWM technique shown in Fig. 2.9 and assuming that the converter is operating in the CCM of 
(2n - 1)T
tsw
Time
(2n)T (2n+ 2)T
Ramp
0.5sign -
0.5sign+
Dr(n)T
Dl(n)T
(2n+1)T
2T
1
0
Fig. 2.10 Theoretical timing diagram for proposed two sided latched PWM technique 
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operation, the following equations can be obtained.  The mathematical analysis is similar to the 
method used in [133, 134]. 
1((2 ( )) ) ( )
2
sign n dl n T dl n                         (2.7) 
1((2 ( )) ) ( )
2
sign n dr n T dr n                                                                                                      (2.8) 
The signal ‘Sign’ is control signal which is output of a current controller.  In other words, 
the signal ‘Sign’ is obtained as the integral of the difference of the reference signal and the 
switching signal waveform. However, the gain of the integral is obtained using the equal slope 
criteria when the reference signal is half the input voltage.  
12
2
in
i
i
Vin
V
T T
T T
                                                                                  (2.9) 
where, 1/T is the ramp slope for a ramp signal of unit amplitude and Vin is the input voltage to 
boost converter.  Let us define, the nominal duty ratio of the converter in steady state be ‘dnom’.  
This term is essentially used to eliminate ‘Vin’ and ‘Vref’ from the duty ratio equations. 
( )
((2 ( )) ) ((2 ( )) ) [ ( ) _ ( )]
2
r in
in
V V
sign n dr n T sign n dl n T dl n dr n T
V
T
                                                 (2.10) 
also,   
((2 ( )) ) ((2 ( )) ) 2( 1)[ ( ) ( )]sign n dr n T sign n dl n T dnom dl n dr n                       (2.11) 
The relationship of signal ‘sign’ between present time step and the next time step is as follows, 
((2 1) ( 1)) ) ((2 ( )) ) [2 ( ) ( 1)]
2
r
in
V
sign n dl n T sign n dr n T dr n dl n T
V
T
                       (2.12)     
((2 1) ( 1)) ) ((2 ( )) ) 2 [2 ( ) ( 1)]sign n dl n T sign n dr n T dnom dr n dl n                         (2.13)  
By substituting the nominal duty ratio in the above two equations, we get, 
( ) 1/ 2 ( ) 1/ 2 2(1 )( ( ) ( ))dr n dl n dnom dl n dr n                                       (2.14)   
( 1) 1/ 2 ( ) 1/ 2 2 (2 ( ( ) ( 1)))dl n dr n dnom dr n dl n                        (2.15) 
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By simplifying equations (2.14) and (2.15) and by considering reference and input voltage 
quantities, right duty ratio ‘dr’ and left duty ratio ‘dl’ can be obtained as [134], 
21 (1 2 )
2
dr dnom dnom
                      
(2.16) 
     
and 
                   
(2.17) 
 
From the previous analysis and simplified expressions of ‘dl’ and ‘dr’, it can be 
summarized that, the nominal duty ratio ‘dnom’ is always equal to the average of the left and 
right duty ratios.   The nominal duty ratio dnom = 0.5, when both left and right duty ratios are 
equal. At all points except at dnom=0.5, the right duty ratio is greater than the left duty ratio. 
This causes problem at extreme values when the left duty ratio approaches zero and the right 
duty ratio approaches unity.   
 The value of nominal duty ratio for the two extreme cases is computed as follows. 
211 (1 2 )
2
dr dnom dnom                                                                                     (2.18) 
or       
1 5
0.809
4
dnom
                      (2.19) 
210 (1 2 )
2
dl dnom dnom                                                                            (2.20) 
or    
3 5
0.191
4
dnom
                      (2.21)
 
It is to be noted that, this stability bound is not fundamental to this approach, however it is the 
result of meeting the equal slope criteria at dnom=0.5. 
2.3.2 Design procedure of single-phase AC-DC PFC boost converter 
As noted in section 1.4.1 of chapter 1, the boost converter topology operating in CCM is 
most popular for medium and high power AC-DC PFC applications.  Hence, the conventional 
21 (1 2 )
2
dl dnom dnom
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boost converter operating in CCM is considered to employ two sided PWM technique to improve 
the transient response of the AC-DC PFC converter.  Table 2.1 shows the design basic 
specifications that will govern the main attributes of the circuit components.  However, the 
design procedure for the PFC boost converter elements is same for both the single sided PWM 
and two sided PWM control techniques. 
Table 2.1 Specification of PFC AC-DC boost converter 
 
 
 
 
 Following are the standard design equations of the main components of the PFC AC-DC 
boost converter; the procedure is reported in [130, 139-141].  There are many other factors 
involved in the design process of PFC boost converter.  However, the following equations are 
intended to provide a frame work for the design. 
(max)
(max)
min
500
526.32
0.95
out
in
P
P W
                     (5.22) 
(max)
_ (max)
_ (min)
526.32
6.2
85
in
in RMS
in RMS
P
I A
V
                               (2.23)
_ (max) _ (max)2 2 (6.2) 8.77in peak in RMSI I A
                    (2.24)
 
2.3.2.1 Boost Inductor 
Typically the boost inductor to be operated in CCM is designed with the ripple current 
20% of the peak current [130, 140, 142].   
Rated Output Power Pout =500 W 
Universal Input Voltage Range Vin= 85 V to 265 V (rms) 
Line Frequency fline = 47 – 63 Hz 
Nominal Regulated Output Voltage Vo = 400 V 
Switching Frequency fs = 100 kHz 
Target Efficiency η   95% 
Hold-Up Time thold_up = 20 ms 
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_ (min) _ (min)2 2 (85) 120.21in peak in RMSV V V                                (2.25) 
Maximum value of transistor duty cycle,
 
 
                   (2.26) 
Inductor ripple current,      _ (max)(0.20) (0.20)8.77 1.75L in peakI I A                                      (2.27) 
_ (max) _ (max)
1.75
8.77 9.64
2 2
L
L peak in peak
I
I I A
                       (2.28) 
_ (min)
min
120.21(0.7)
480 (min )
( ) 100000(1.75)
in peak peak
s L
V D
L H imum
f I
                     (2.29) 
2.3.2.2 Output capacitor 
In power supply design, the value of the output capacitor is computed based on the 
following [102, 130]; 1) Amount of the tolerable output ripple voltage by the capacitor and 2) 
Holdup time of the power supply.  Hence, the determination of output capacitor value is mainly 
depending on the output voltage ripple allowed and on the holdup time in brownout conditions. 
2.3.2.3 Output voltage ripple limit 
The criterion for selection of output capacitor is the amount of tolerable ripple in the out voltage, 
hence,   00
0_
500
400 331.57
2 ( ) (% ) 2 (50)(0.03)(400)
out
line ripplie
P
V
C F
f V
                                          (2.30)
 
where ∆V0_ripple is the desired peak to peak output voltage ripple and 30% is considered in this 
design.  De-rating the output capacitor value by 20% for tolerance in order to guarantee 
minimum capacitance requirement is satisfied. 
0(min)
0
331.57
(1 ) (1 0.2)tol
C
C
C
                 (2.31) 
_ (min) 120.21
1 1 0.7
400
in peak
peak
o
V
D
V
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0 414.46C F  
2.3.2.4   Holdup time requirement 
Typical power supplies in distributed power system employ a PWM stage after PFC stage 
to provide isolated DC output for end user.  Hence, some applications, especially computing, 
have the holdup time requirement.  This means that, the power supply must be able to sustain its 
load output for short duration.  20 ms of holdup time is an accepted standard in the industry. 
Hence, the minimum capacitance required for a 20 ms holdup time can be calculated as, 
03
0 2 2 2 2
0_ min
2( ) 2(500)20(10 )
( ) (400 250 )
out holup
o
P t
C
V V
                (2.32) 
0 205.12C F  
       where the tholdup is the minimum holdup time and Vo_min is the minimum output voltage 
that the load will operate.  The calculations of equations (2.31) and (2.32) yield an output 
capacitor C0 to a minimum value of 414.46 μF.  To meet minimum holdup time and output 
voltage ripple requirements, the higher standard capacitance value of 450 μF, 600 V is selected. 
2.4 Simulation and Experimental Results 
2.4.1 Single phase AC-DC PFC boost converter 
Based on the theoretical analysis described in above sections, the two sided PWM 
technique for improvement in dynamic response of AC-DC PFC converter is evaluated.  A 500 
W, 400 V and 100 kHz switching frequency, universal input single-phase AC-DC PFC boost 
converter prototype is designed and implemented with a feedback PFC controller IC-UC3854.  A 
separate auxiliary circuit is developed to generate triangular waveform to achieve two sided 
PWM technique successfully.  Besides, the conventional AC-DC PFC converter circuit using 
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identical devices and ACMC was built with same PFC controller IC with single sided (regular) 
PWM technique as the benchmark.  All the converter circuit parameters are listed in Table. 2.2. 
The configuration of the proposed AC-DC PFC converter is developed in association 
with its sophisticated feedback system and simulated in Power-Sim (PSIM) Power Electronics 
and Drives simulation package.  The purpose of this simulation is to verify the control 
algorithms, design the controller parameters, and to verify static and dynamic performances of 
the proposed system with conventional system. 
 
Fig. 2.11 shows the steady-state and transient response of simulation results of proposed 
two sided PWM AC-DC PFC converter as well as conventional PWM AC-DC PFC converter.  
Fig. 2.11(a) and Fig. 2.11(b) show simulated input voltage, input current and output voltage 
waveforms of proposed converter and conventional converter for a step change in voltage from 
150 VRMS to 220 VRMS and 220 VRMS to 150 VRMS respectively.  The step change in input voltage 
from 150 VRMS to 220 VRMS and vice versa is occurring at instant 0.7 sec.  In both cases (change 
in voltage from high to low and low to high, Fig. 2.11(a) and Fig. 2.11(b)), the two sided PWM 
PFC converter recovers its steady state at around 0.765 sec and that of conventional PWM PFC  
Table 2.2   Components employed in the proposed 
converter  
Component 
Value/Model 
Simulation Experimental 
Bridge rectifier Ideal DFB2060 (Fairchild SC) 
MOSFET Ideal IRFP460 (International Rectifier) 
Fast-recovery Diode Ideal RHRP3060 (Fairchild SC) 
Output capacitor 450 μF, 600 V UNLYTIC  make– (UL30-series) 
Boost inductor 1 mH Sendust toroid, part No. CS468125 and 
32 single layer turns of 16 AWG 
Low line filter inductor (Lin) 5.6 μH 5.6 μH 
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(a) 
(b) Fig. 2.11 Comparison of dynamic response of output voltage for a step change in 
input voltage 
(a) 150 VRMS to 220 VRMS  (b)  220 VRMS to 150 VRMS 
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converter is recovering at 0.805 sec.  However, the overshoot and under shoot voltage  stresses 
on devices and output capacitor are more in case of conventional PWM PFC converter and these 
limits are noted and marked in Fig. 2.11.  It can be seen from these figures that, the proposed two 
sided PWM technique increases the dynamic response at least by 5% under worst case condition 
for a large change in input voltage.   
The experimental results of dynamic response due to step change in input voltage from 
150 VRMS to 220 VRMS and vice versa have been observed, recorded by Digital Storage 
Oscilloscope and are shown in Fig. 2.12.  The identical response with respect to simulation 
results are verified during step change in the input voltage.  In experimental results, as soon as 
there is change in the input voltage, the peak voltage (surge) spike appears on input voltage in 
both cases where same response has not occurred in simulation results. This is because the 
discrete transition simulators like ‘PSIM’ are incapable of showing parasitic effect processes 
such as surge current or voltage.  It can also be observed that, the two sided PWM technique 
provides quick response in comparison with conventional PWM technique employed in single-
phase AC-DC PFC converter. 
The performance of transient response for load change is also obtained by simulation of 
both the converters.  The output voltage waveform in transient state, in which load is changed 
from full load to 50% of full load and vice versa for both the converters are shown in Fig. 2.13.  
When the load is changed at time t = 0.8 sec, in both cases, (a) 50% to full load and (b) full load 
to 50% load change, the output voltage overshoots to 388 V and 410 V respectively.  After about 
20 ms, the output voltage recovers to its stable state in case of two sided PWM technique.  
However, the overshoot and undershoot of output voltage just after the load change are almost 
same but the output voltage is in two sided technique recovers back to its stable state quickly. 
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The percentage of improvement with respect to load change transient output voltage is 
verified by experimental results shown in Fig. 2.14.  Fig. 2.14 shows the comparison of output 
voltage dynamic response to a load step from 0.625 A to 1.25 A for both control schemes.  It is 
found by experimental result that the half load to full load response is improved by 25% in two 
sided PWM technique when compared with the conventional PWM control technique.  The 
photograph of the prototype of single-phase AC-DC PFC boost converter with proposed 
technique is shown in Fig. 2.15. 
 
Fig. 2.12 Experimentally obtained dynamic response of conventional and two sided PWM 
techniques for an input change from (a) and (b) 150 VRMS to 220 VRMS    
(c) and (d) 220 VRMS to 150 VRMS Scale: Ch1: 100 V/div, Ch2:3: 200  V/div, Ch2: 2 A/div. 
 
(c)  Two sided PWM response (d)  Standard conventional PWM response 
(a)  Two sided PWM response (b)  Standard conventional PWM 
response 
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(a) (b) 
Fig. 2.13 Comparison of dynamic response of output voltage for step change in load 
(a) From 50% to full load     (b)   Full load to 50% load 
Fig. 2.14 Output voltage comparison of two sided PWM technique and conventional 
PWM technique for a load current change from 50% of full load to full load 
Scale:  100 V/div, 5 ms /div. 
 
(a)  Two sided PWM technique          (b) Conventional PWM technique 
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2.4.2 Three-phase AC-DC PFC converter in Modular system 
Prototypes of modular three-phase AC-DC converter with two sided PWM technique and 
modular three-phase system with conventional PWM technique have been built and tested in the 
Power Electronics and Drives Laboratory, National Institute of Technology (NIT), Rourkela, 
with component values as shown in Table 2.3. The components employed in each module of 
proposed three-phase modular system are mentioned in Table 2.2 of section 2.4.1. The complete 
explanation of three-phase AC-DC PFC converter with sophisticated feedback control in 
modular approach is described in chapter 5. 
 
 
Fig. 2.15 Hardware prototype of single-phase PFC AC-DC converter with two sided 
PWM technique 
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The experimental results of the proposed two sided PWM technique as well as 
conventional PWM technique in modular approach are shown in Fig. 2.16.  Fig. 2.16 (a) shows 
the transient response of output voltage when load changes from 50% to full load and vice versa 
for conventional PWM three phase AC-DC PFC converter.  On the other hand, Fig. 2.16 (b) 
shows the transient response of three-phase modular system of two sided PWM technique. It can 
be observed from Fig. 2.16 (b) that, the output voltage recovered to its steady state within 1.2 ms,  
which is around 30% improvement in comparison to three-phase modular system with 
conventional PWM technique.  In specific, DC output voltage is barely disturbed in spite of low 
bandwidth of the DC voltage loop due to the load feedforward.  It is indicated that good dynamic 
performance can be achieved with two sided PWM technique.  In comparison of transient 
response of output voltage of single-phase two sided PWM technique shown earlier in Fig. 2.14 
(a), and that of three-phase modular system shown in Fig. 2.16 (b), the three-phase modular 
system provides improved transient response at least by 20%  over the single-phase PFC system.  
Table 2.3 Specifications of three-phase AC-DC PFC converter  
in modular approach 
   
Rated Output Power (Each module) 500 W 
Rated output power (Complete module 3*500 = 1500 W 
Input Voltage  215 VRMS 
Line Frequency fline = 50 Hz 
Nominal Regulated Output Voltage Vo = 400 V 
Switching Frequency fs = 100 kHz 
Target Efficiency η   95% 
Hold-Up Time thold_up = 20 ms 
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This is due to the fact of high value of output capacitor connected across the output terminals in 
three-phase modular system, which improves the stability of output voltage. 
 
 
 
Fig. 2.16 Dynamic response of output voltage for step change in load for three-phase 
modular system. Scale: 200 V/div, 5ms/div. 
             50% of full-load to full-load                              Full-load to 50% of full-load 
(b)    Two sided PWM technique in modular system 
 
 50% of full-load to full-load                             Full-load to 50% of full-load 
(a)      Conventional PWM technique in modular system 
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The performance characteristics of the three-phase system operation in modular approach 
with two sided PWM technique under variable load condition are presented in Fig. 2.17.  Over 
the wide range of output power, it can be observed that, the PF varies from 0.999 to 0.995 from 
full-load to 25% of full load and total THD varies from 4.5% to nearly 10% from full-load to 
25% of full-load and it is less than 5% at maximum load. 
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Fig. 2.17   Experimental performance characteristics of proposed three-phase 
modular system 
(a) Power factor    (b)  % THD  and  (c)  % efficiency 
(c) 
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The proposed three-phase converter in modular approach exhibits maximum efficiency 
nearly 89% and at lower load conditions, the efficiency of system is lower as the converter is 
designed for full load condition. 
2.5 Summary 
The basic and main idea of incorporation of two sided PWM technique in AC-DC PFC 
boost converter is to improve the dynamic response of the single-phase and three-phase AC-DC 
PFC boost converters over the conventional PWM PFC boost converters.  The comparison of 
two sided PWM technique and conventional PWM technique is described.  The single-phase and 
three-phase AC-DC PFC boost converters are implemented with the proposed new two sided 
technique.  The predicted transient response, theoretical analysis and simulation results of the 
proposed converters are being confirmed by the comparison of experimental results obtained 
from corresponding single-phase PFC and three-phase PFC converters.  In addition to this, 
experimental results have also shown that, the proposed technique in PFC converter is capable of 
operating over a wide range of load without any problem.  These AC-DC PFC converters 
controlled by two sided PWM technique have achieved nearly unity input power factor even at 
light load condition with low THD. 
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Introduction 
 The miniaturization of telecom and computer server equipments together with 
growing requirements for on-board power processing in DPS have spurred significant 
research and development efforts in the area of high power density and low profile power 
supplies.  To accomplish high power density, it is required to operate PWM converters at 
higher switching frequencies, since the size of the reactive components (especially inductors) 
will reduce with the increase of switching frequency. Although, high power density can be 
achieved by operating PWM converters at higher switching frequencies, it is still 
questionable that, is PFC converter is capable of operating at such a high switching 
frequency?  This question arises because AC-DC PFC converter circuit operating in CCM 
exhibits large diode reverse recovery current which results in the increased conduction loss of 
active switches used in the converter.  In addition to this, at low line input voltage range, 
large amount of conduction loss is caused by diode bridge rectifier, large MOSFET on-state 
resistance, and diode drop, which results in low efficiency of PFC pre-regulator circuit.   
The PFC converter operating at high switching frequency has two major issues; (1) 
Emission of EMI into utility grid and (2) generation of switching losses during switching 
transient period.  However, passive filtering method is employed to reduce the EMI 
emissions into the utility.  On the other hand, conduction losses remain almost constant for 
different switching frequencies but switching loss increases proportionally with the switching 
frequency.   Thus it is essential to reduce the switching losses of AC-DC PFC converter 
operating at high switching frequency.  In the last couple of decades, significant effort has 
been performed to minimize or to eliminate the PWM converter switching losses by 
employing soft switching techniques in PWM DC-DC as well as in AC-DC PFC converters 
[55-101, 107, 143-155]. 
The soft switching technique not only minimizes the switching loss but also provides 
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normal and safe operation of semiconductor switches in PWM converters [15, 84]. The soft 
switching is achieved in association with auxiliary circuit called snubber circuit.  Hence 
snubbers are used to reduce switching losses, stresses and noise in semiconductor switch 
during its turn-off and turn-on processes. These stresses, strains and noise are due to parasitic 
capacitance, stray inductance and other imperfections in practical circuit and devices.  
Generally, passive snubbers are more desirable due to their inherent reliability, simple design, 
higher performance/cost ratio and independence [70, 94-96, 100, and 143].  These auxiliary 
passive circuits essentially minimize the switching losses of PWM converters to which they 
employed.   
In this chapter, a novel passive snubber circuit is investigated and proposed to achieve 
soft switching in PFC boost converter with the primary objective of achieving near unity 
input power factor of PFC pre-regulator.  The application of this novel passive snubber 
topology in AC-DC PFC boost converter applications is not yet reported in the literature.  
However, this passive snubber circuit is employed in the soft switching of DC-DC buck 
converter, which is reported in reference [92] for low power applications.  The proposed 
passive snubber circuit provides ZCS and ZVS conditions for turn ON and OFF of MOSFET 
switch respectively in boost converter, and it does not introduce extra voltage and current 
stress on the semiconductor controlled MOSFET switch.  In the proposed technique, by 
considering the magnitude of ripple current flowing in the switch, the peak switch current 
during the resonance interval is designed to be less than the designed switch current without 
the snubber.  Hence, the proposed passive snubber technique does not introduce over current 
stress on the controlled semiconductor active switch. 
This chapter is organized as follows:  Section 3.1 presents description of the proposed 
passive snubber circuit and feedback system of AC-DC PFC boost converter.  The operating 
principle, steady state analysis and equivalent modes of operations are described in section 
70 
 
3.2.  Design procedure for practicability of the proposed topology is illustrated in section 3.3.  
In section 3.4, the simulated and experimental results are shown to prove the theoretical and 
mathematical analysis.  Section 3.5 presents the comparison of efficiency curves of hard 
switched AC-DC PFC boost converter with that of the proposed single-phase AC-DC PFC 
boost converter.  Finally important features are summarized in section 3.6. 
3.1 Circuit description and PFC feedback system 
3.1.1 Circuit description  
The proposed single-phase AC-DC PFC boost converter with passive snubber circuit 
is shown in Fig. 3.1.  The single-phase module of the proposed converter is composed of a  
 
small EMI filter (Lin and Cin1) followed by single-phase bridge rectifier, a low value of high 
frequency bypass capacitor filter Cin2 and a DC-DC boost converter incorporated with 
auxiliary passive circuit.  Lb is the boost inductor, DB is the boost diode. Co is the output  
filter capacitor.  The passive snubber circuit is composed of a snubber inductor Lsn, storage 
inductor Lst, storage capacitor Cst, snubber capacitor Csn and auxiliary diodes D1, D2, D3 and 
D4.  The concept of operation involves the transfer of snubber capacitor (Csn) energy to a 
storage capacitor Cst via a resonance process and then delivers it to the output in the 
Fig. 3.1 Proposed single-phase AC-DC PFC boost converter with passive snubber circuit 
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successive switching action.  In this passive snubber circuit, snubber elements Csn and Lsn are 
fully discharged within a switching period, and hence provides zero current turn-on and zero 
voltage turn-off to the active switch of boost converter.  The auxiliary diodes D1, D2, D3, and 
D4 are also turned ON and turned OFF under ZVS or/and ZCS. 
The DC output voltage Vo and boost inductor current iLb of a proposed single-phase 
AC-DC PFC soft switched converter are sensed accurately and fed to the feedback system. A 
CCM PFC controller eight pin IC ICE2PCS01 is employed in feedback system which uses 
ACMC to achieve nearly unity input power factor in addition to obtaining the regulated 
output voltage.  The detailed description of this ACMC is method reported in reference [156]. 
In this method, the inductor current is continuously monitored and the current loop is 
designed to regulate the average inductor current such that it is proportional to the off duty 
cycle of switch SW and thus inductor current follows rectified input voltage.  Hence, the input 
line current is as sinusoidal as possible and in this PFC control IC ICE2PCS01, it is not 
required to sense the input voltage in the proposed PFC converter as that was required in PFC 
UC3854 controller described in section 2.1.2 of chapter 2.  The triggering pulses generated 
from PFC controller IC ICE2PCS01 are fed to active switch SW of the proposed converter.  
3.1.2 PFC feedback system  
The simplified block diagram of current averaging circuit which is inbuilt in the PFC 
controller IC ICE2PCS01 is shown in Fig. 3.2.  The boost inductor current iLb is sensed by a 
shunt resistor Rsense of the power converter circuit.  As this sensed signal is of negative 
polarity together with switching ripple, the controller need to do signal averaging and convert 
the polarity to positive in order to apply to the following PWM block. The transfer function 
of averaging circuit block shown in Fig. 3.2 is given by, 
 
                (3.1) 
K R
SENSE
VVcomp 0_EA
K (S) = =ave
K Ci compLb
1+ s
V (g )0_EA OTA
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          where K = R2/R1, and gOTA is the trans-conductance of the error amplifier OTA for 
current averaging circuit and V0_EA  is the variable controlled by voltage loop.  Ccomp is the 
capacitor at output terminal of the averaging circuit which filters out the switching current 
ripple.  So the corner frequency of the averaging circuit fave must be lower than the switching 
frequency fs  of the converter.  hence,  
(3.2) 
 
Under normal mode of operation, the signal Vcomp is proportional to the averaged 
inductor current and is applied to PWM comparator block to generate required triggering 
pulses. To regulate the output voltage, a multiplier in the feedback system controls the 
amplitude of the sinusoidal reference signal in accordance with the voltage error signal 
generated from output voltage of the proposed converter. When the load decreases, the output 
voltage increases.  To maintain constant load voltage, the control circuit senses the load 
voltage and the pulse width is automatically reduced in the switching cycle and the output 
voltage is regulated and maintained almost constant. 
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(2π )
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=
Fig. 3.2 Inductor current averaging block diagram in PFC AC-DC converter with 
passive snubber 
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3.2 Operating principle of proposed converter 
  To simplify the steady state analysis and operating intervals of the circuit, the 
following conditions are assumed during one switching cycle. 
o Semiconductor switches, inductors, and capacitors are ideal. 
o The bridge rectifier output voltage Vin is constant over a switching period, as 
switching frequency is quite high compared to AC input frequency. 
o Output filter capacitor Co is large enough to maintain a constant output voltage Vo. 
o The reverse recovery time of diodes D1, D2, D3 and D4 are ignored. 
The circuit behavior during one switching cycle can be explained in nine intervals 
with the help of key waveforms shown in Fig. 3.3. The operating states of the proposed 
converter shown in Fig. 3.4 are analyzed under steady state condition and Table 3.1 shows 
the conduction state of auxiliary diodes in various intervals of operation.   
 
 
 
 
 
 
 
 
The equivalent circuits are described below. 
Mode 1 (t0<t<t1):  Prior to t=t0, only boost diode DB is under conduction, switch SW 
and all auxiliary diodes are in OFF state.  This interval is shown in Fig. 3.4(a).  At instant 
t=t0, the switch SW is turned ON by applying triggering pulses, hence it turns-on with ZCS.  
The rate of rise of switch current iSW during turn-on transition is limited by snubber inductor 
Lsn.  During this interval, current in snubber inductor Lsn ramps up linearly while the boost 
diode current iDB ramps down in a complimentary manner.   
Table 3.1:  Conduction state of auxiliary diodes D1-D4 in a proposed 
snubber circuit 
 
 Intervals  
Diodes t0<t<t1 t1<t<t2 t2<t<t3 t3<t<t4 t4<t<t5 t5<t<t6 t6<t<t7 t7<t<t8 t8<t<t9 t9<t<t10 
D1  
 
 
None 
    
      
 
 
None 
D2  
  
 
    
  
D3       
  
D4     
      
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The following equations can be obtained for the interval 1, 
0
0 0
( )
( ) ( ) ( )inLb Lb
V V
i t i t t t
Lb

                                                                                               
(3.3) 
0
0 0( ) ( ) ( ) ( )SW Lsn Lsn
Sn
V
i t i t i t t t
L
   
  `                           (3.4) 
0
0 0( ) ( ) ( )DB DB
sn
V
i t i t t t
L
  
                  (3.5) 
( ) ( ) 0SW CsnV t V t                         (3.6) 
At the instant t=t1, switch current iSW reaches Iin (iLb(t1)) and boost diode current iDB 
falls to zero.  Then, the switch current iSW continues to rise and iDB current continues to fall 
in reverse direction.  As a result, at t=t2, the reverse recovery current of DB falls to –Irr, 
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Fig. 3.3 Key waveforms of the proposed soft switching PFC AC-DC boost converter  
with passive snubber circuit 
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thus the boost diode DB turn-off under ZVS and this mode ends at t=t2.  During this stage, 
0
1( ) ( )DB
sn
V
i t t t
L
 
                   (3.7) 
2 2( ) ( )SW Lsn in rri t i t I I  
                  (3.8) 
2( )DB rri t I
                    (3.9) 
12
0
sn
rr rr
L
t t I
V
 
                 (3.10) 
here,  Irr and trr are the reverse recovery current and reverse recovery time of the boost diode 
DB respectively, for the given forward current values of IF=Iin and –di/dt=-V0/Lsn. 
Mode 2 (t2<t<t3):   The equivalent circuit during this mode is as shown in Fig. 3.4(b).  
As soon as boost diode DB turns off, the auxiliary diode D1 becomes forward biased and 
hence the resonant circuit is formed along the path Csn-Lst-D1-Cst-Lsn. During this interval, the 
snubber capacitor Csn and storage capacitor Cst starts charging by output voltage V0.  Hence, 
the following equations can be obtained during this interval, 
2 2( ) ( ) ( )
in
Lb Lb
sn
V
i t i t t t
Lb L
  
                  (3.11) 
0
1 2
1
( ) ( ) sin ( )Lsn Lb
V
i t i t t t
Z
  
                (3.12) 
0
1 2
1
( ) ( ) ( ) sin ( )Lst Lsn Lb
V
i t i t i t t t
Z
   
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Fig. 3.4(a) Converter operation in interval (t0-t2) 
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0 1 2
1
( ) [1 cos ( )]
(1 )
CsnV t V t t
x
  
                  (3.14) 
( ) ( )Cst CsnV t xV t                    (3.15) 
where 
 
 
 
 
 
 
 
 
 
 
 
This mode continues until the snubber capacitor Csn charges to a level of output 
voltage V0. Hence at t=t3,    VCst(t3) = V0,   
thus by using (3.14), 
we have,    cosω1(t3-t2) = -x                        (3.16) 
By substituting (3.16) into (3.15), we have 
Vcst(t3) = xV0                              (3.17) 
hence, in order to ensure the existence of t2 for charging snubber capacitor Csn completely, 
the value of x in (3.16)  should be less than or equal to 1.  Therefore,  CSt ≥ CSn. 
by using (3.16 ), we have,     13 2
1
1
( ) sin
2
t t x

                 (3.18) 
Mode 3 (t3<t<t4):  Fig. 3.4(c) shows the equivalent circuit during mode 3.  At t3, as 
soon as snubber capacitor Csn reaches to a level of output voltage V0, the auxiliary diode D2 
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Fig 3.4(b) Converter operation in interval (t2-t3) 
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becomes forward biased, hence D2 turns-on with ZCS.  During this interval, the energy stored 
in storage inductor Lst is transferred to the storage capacitor via the resonance path Lsn-D2-Lst-
D1-Cst.  The following equations are valid during this interval,   
3 4( ) ( ) ( )
( )
in
Lb Lb
b sn
V
i t i t t t
L L
  
                (3.19) 
 
 
 
 
 
 
 
 
0
2 3 2
2
( ) ( ) [ ( ) ]Lsn Lb
V
i t i t cos t t
Z
    
                    (3.20) 
 
               (3.21) 
  
(3.22) 
        (3.23) 
 
where 
 
This mode ends when the energy from Lst is transferred to storage capacitor Cst 
completely.  Hence the current through storage inductor gradually ceases to zero at t4, and 
hence both diodes D1 and D2 are turned OFF at near zero current. 
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Fig. 3.4(c) Converter operation in interval (t3-t4) 
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Mode 4 (t4<t<t5): As shown in Fig. 3.4(d), the switch current iSW continues to conduct.  
A load is supplied by the output capacitor C0 and the input power continues to store in the 
boost inductor Lb.  This interval defines the duty cycle of the switch SW and is equivalent to 
switch ON period of conventional hard switch PWM boost converter.  In this interval, the 
passive snubber circuit is completely inactive.   
 
 
 
 
 
 
 
 
During this interval, 
4 4( ) ( ) ( ) ( )
( )
in
Lb Lsn Lb
b sn
V
i t i t i t t t
L L
   
               (3.24)
( ) 0Lsti t 
   
                                                                                            
(3.25)
0( )CsnV t V
                                        (3.26)
  0( )CstV t x V
                  (3.27) 
Mode 5 (t5<t<t6):  This interval is shown in Fig. 3.4(e).  The triggering pulse to switch 
SW is removed at t5, thus the switch is turned-off near ZVS and its rate of change of voltage 
is limited by snubber capacitor Csn.  During this interval, the current in snubber inductor Lsn 
keeps flowing and it acts as a current source and hence the current flows through the auxiliary 
diode D2 and auxiliary diode D1 will not be conducted as it is reverse biased by a storage 
Fig. 3.4(d) Converter operation in interval (t4-t5) 
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capacitor voltage VCst.  During this interval the capacitor Csn is discharged to load through Iin 
(input current iLb(t)).  During this mode, 
0
5 5
( )
( ) ( ) ( ) ( )
( )
in Csn
Lb Lsn Lb in
b sn
V V t V
i t i t i t t t I
L L
 
    
              (3.28) 
( ) 0Lsti t                    
(3.29)
 
0 5( ) ( )Csn
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V t V t t
C
  
                                                                         (3.30) 
  0( )CstV t x V
                          (3.31) 
 6 0 5( ) ( )Cst CstV t x V V t                  (3.32)
 
 
 
 
 
 
 
 
 
This mode ends when the snubber capacitor voltage Vcsn drops to a level of x Vo. 
From (3.30), we have,        
6 5 0( ) (1 )
sn
in
C
t t x V
I
  
                (3.33)
 
Mode 6 (t6<t<t7):  The equivalent circuit during this mode is shown in Fig. 3.4(f).  
During this interval, the energy stored in the capacitors Cst and Csn is discharged to output 
load.  The diodes D1 and D3 are reverse biased hence the snubber capacitor Csn is discharged 
through D2 and the storage capacitor Cst discharges through D4.During this interval, 
Fig. 3.4(e) Converter operation in interval (t5-t6) 
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here,  
 
 
 
 
 
 
 
 
 
At the end of this mode, the snubber inductor current iLsn gradually ceases to zero, 
hence the diode D2 is turned OFF at ZCS.  At t=t7, the following equations are valid, 
7( ) 0Lsni t 
                             (3.38) 
 
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Mode 7 (t7<t<t8):  This interval of operation is shown in Fig. 3.4(g). The discharge of 
storage capacitor Cst continues to discharge by Iin during this interval.  The path D3-Lst-D1 
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Fig. 3.4(f) Converter operation in interval (t6-t7) 
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will not conduct as D1 is reverse biased by storage capacitor voltage vCst.  During this mode, 
following equations are valid. 
0
7 7
( ( ) )
( ) ( ) ( ) ( )in CstLb Lsn Lb
V V t V
i t i t i t t t
Lb
 
   
              (3.41) 
( ) ( ) 0Lsn Lsti t i t 
                 (3.42) 
7( ) ( )Cst CstV t V t
                 (3.43) 
7 7( ) ( ) ( )
in
Cst Cst
st
I
V t V t t t
C
  
                (3.44) 
This interval ends at t8, at this instant the voltage level of storage capacitor vcst is given by 
8 7( ) ( )Cst CsnV t V t
                 (3.45) 
Mode 8 (t8<t<t9): Fig. 3.4(h) shows the equivalent circuit during this interval.  At 
instant t=t8, the diode D3 becomes forward biased and hence the earlier remained energy in 
the snubber capacitor Csn is discharged to output load.  Simultaneously, the stored capacitor 
Cst continues to discharge through D4.  This mode ends when both the capacitors Csn and Cst 
are completely discharged and hence both the diodes D3 and D4 are turned OFF at near zero 
voltage.  During this mode, 
Fig. 3.4(g) Converter operation in interval (t7-t8) 
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8 8( ) ( ) ( )
(1 )
in
Csn Csn
st
I
V t V t t t
C x
  
                  (3.48) 
8 8( ) ( ) ( )
(1 )
in
Cst Cst
st
I
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C x
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                (3.49) 
Mode 9 (t9<t<t10):  The equivalent circuit for this interval is as shown in Fig. 3.4(i).  
This interval is essentially a boost diode conduction mode which connects the load to supply 
line through boost inductor Lb.  The passive snubber circuit is not active and the response of 
this stage is similar to that of the switch OFF period of conventional hard switched PWM 
boost converter.   
 
 
 
 
 
 
 
Fig. 3.4(h) Converter operation in interval (t8-t9) 
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During this interval, the following equations are valid, 
0
9 9
( )
( ) ( ) ( )inLb Lb
V V
i t i t t t
Lb

  
                (3.50) 
( ) ( ) 0Lsn Lsti t i t 
                    (3.51) 
( ) ( ) 0Csn CstV t V t 
                 (3.52) 
0( )SWV t V
                  (3.53) 
At the instant t=t10, one complete cycle is completed and the next switching cycle is repeated 
from that instant onwards. 
From the key waveforms of the analysis shown in the Fig. 3.3, the minimum on-time ‘ton,MIN’ 
and minimum off-time ‘tof,MIN’ of the active switch can be obtained as follows, 
   
    (3.54)  
 
        (3.55) 
here, the minimum on-time ‘ton,MIN’ in the minimum time required to transfer the complete 
stored energy from snubber capacitor Csn to the reset circuit.  This time is measured from t0 to 
t4.  While the ‘toff,MIN’ is the total time measured from ‘t5’ to ‘t9’. 
If the actual on time of the switch is shorter than ton,MIN, the complete energy would 
not be transferred to the storage capacitor Cst before the turn-off of the switch SW.  Hence, the 
switch has to be turned off with some non-zero voltage of snubber capacitor Csn, which may 
result in nonzero voltage switching of the switch.  On the other hand, if the actual turn-off 
time of the switch SW is shorter than toff,MIN, then Cst cannot be completely discharged before 
the switch SW is turned ON.  Then, when the switch is turned ON, Cst cannot be completely 
discharged.  Then the snubber capacitor voltage vCsn is nonzero before the switch is turned 
OFF.  Hence, the switch will be turned OFF with nonzero voltage.  In both of the cases, as 
1 1
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described in Fig. 2 and Fig. 3, the switch can still be turned ON with zero current from ‘mode 
9’ to ‘mode 1’ (next successive switching cycle), due to the presence of snubber inductor Lsn, 
even if the main switch cannot be turned OFF with zero voltage. 
3.3 Design procedure 
The procedure of selecting boost converter components Lb, and Co is the same as that 
for a conventional PWM boost converter as described in section 2.3.2, chapter 2, hence, in 
this chapter, the more focus is given on the designing of the passive auxiliary circuit, where 
the snubber, storage inductors and snubber, storage capacitors are most important 
components for proposed soft switching. 
3.3.1 Snubber inductor Lsn 
 It was mentioned in the introduction of this chapter that, one of the main problems of 
the boost converter is reverse recovery current of the boost diode.  This is a function of the 
diode’s turn-off di/dt and can be improved by diverting the flow of current through it 
eventually.  Hence, the precise value of Lsn is computed by considering the rate of rise of 
switch current during turn-on period of MOSFET switch, hence, 
12 0
_ max
sn
in
t V
L
I
                   (3.56) 
where t12 is the reverse recovery time which is a part of interval 1 described in section 3.2.  
Iin_max is the peak value of input current Iin. 
3.3.2 Snubber and storage capacitors CSn and CSt 
  The values of Csn and Cst are designed by the following standard iterative procedure.  
In the initial step, [0,1]x is arbitrarily selected.  In the second step, it is to be ensured that the 
MOSFET switch voltage stress during mode 5 must be less than V0.  Based on this, by 
substituting ‘x’ into (3.39) and assuming VCs is less than V0, it can be found that,   
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              (3.57) 
The minimum value of input current Iin, Iin_min which ensures the soft switch is 
calculated by substituting ‘x’ into (3.55) with the designed minimum OFF time toff,MIN_d.  
Thus,  
              (3.58) 
here, toff,MIN_d is the designed minimum off time value of toff_MIN. 
The arbitrarily selected value of ‘x’ is accepted if above calculated value of Iin_min is below the 
designed minimum input current for PFC boost converter (procedure described in section 
2.3.2, chapter 2).  Otherwise, another value of ‘x’ is selected and the same steps are repeated.  
With the proper selection of ‘x’, Cst is obtained from the value of Csn, i.e. Cst=Csn/x. 
3.3.3 Storage inductor Lst 
One of the important factors considered in soft-switching is the reduction of current 
stress on the MOSFET device.  Hence, the suitable value of storage inductor Lst is calculated 
based on the current stress on the switch which is not higher than the designed input line 
current ripple ∆Iin.  Thus, based on (3.13), we have 
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st sn
V C
L L
I x
      
 
                            (3.59)
 
Note: It is required to compare the calculated value of ton_MIN in (3.54) with the 
minimum duty cycle ratio duration required for the boost converter to achieve soft switching 
and to obtain nearly unity input power factor of the proposed converter. i.e.  DMin T  > ton_MIN.  
If this condition is satisfied, above calculated set of components will be taken.  Otherwise, the 
new set of values will be chosen again. 
3.4 Simulation and Experimental results 
A prototype of the proposed single-phase AC-DC PFC boost converter with passive 
snubber circuit has been built and fabricated in the Power Electronics and Drives 
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laboratory, NIT, Rourkela.  The proposed converter operates with an input voltage of 215 
Vrms, output voltage V0=400 V, 500 W and a switching frequency of 100 kHz.  The 
schematic of the proposed converter is simulated in PSIM simulator package to verify the 
theoretical and design analysis of the proposed converter. The major parameters and 
components employed in the prototype are tabulated in Table 3.2.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
The simulation and experimental results of snubber inductor current iLsn, storage 
inductor current iLst, snubber capacitor voltage VCsn, and storage capacitor voltage VCst 
waveforms are shown in Fig. 3.5 and Fig. 3.6 respectively.  From Fig. 3.5 and Fig. 3.6,   it 
Table 3.2:  Components used in the Proposed 1-phase PFC with passive  
snubber converter 
 
Component Value/Model 
Simulation Experiment 
Bridge Rectifier IC Ideal GBJ 2506-BP 
Switch, SW Ideal IRFP 460 
Auxiliary Diodes (D1 – D4) Ideal RHRP 3060 
Boost Diode, DB Ideal DSEI 30-12A 
Low line filter inductor  (Lin) 5.6μH 5.6μH 
Input filter (Cin1) 0.47μF, 275V 0.47μF, 275V 
Input HF bypass capacitor (Cin2) 1μF, 630V 1μF, 630V 
Boost inductor (Lb) 1.5 mH 1.5 mH 
Snubber inductor (Lsn) 2.5 μH 2.5 μH 
Storage inductor (Lst) 62.5 μH 62.5 μH 
Snubber capacitor (Csn) 0.68 μF 0.68 μF 
Storage capacitor (Cst) 1.2 μF 1.2 μF 
output capacitor (C0) 450μF, 600V 450μF, 600V 
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can be verified that, the experimentally obtained waveforms presented in Fig. 3.6 are closer 
to that obtained in simulation response shown in Fig. 3.5.  This is a proof of evidence that, 
the simulation and experimental results are strongly agree with the theoretical designed 
analysis of the operating principle of the proposed PFC converter with passive snubber 
circuit. 
 
 Fig. 3.7 and Fig. 3.8 show the simulation and experimental switching waveforms 
respectively of MOSFET switch SW at full load condition.  Comparing simulated results 
shown in Fig. 3.7 with experimentally obtained results presented in Fig. 3.8, the 
experimentally obtained results are nearly identical to simulation results, except that the 
Fig. 3.5 Simulation results of resonant elements of proposed passive snubber circuit 
Top:      Snubber inductor (Lsn) and storage inductor (Lst) currents 
Bottom: Snubber capacitor (Csn) and storage capacitor (Cst) voltages 
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presence of di/dt effect in Fig. 3.8 across the MOSFET switch, which is due to stray 
inductance of the circuit. However, the voltage across the MOSFET switch SW is equal or 
within the output voltage level. In both the cases, the switch turns on with zero current and 
turns off with zero voltage. 
 
 
 
 
 
 
 
 
 
 
Fig. 3.7 Simulation results of switching characteristics of switch SW of 
proposed converter 
i
Lst
i
Lsn
V
Csn
V
Cst
Fig. 3.6 Experimental results of resonant elements of proposed passive snubber circuit 
Top:      Snubber inductor (Lsn) and storage inductor (Lst) currents 
Bottom: Snubber capacitor (Csn) and storage capacitor (Cst) voltages 
Scale: Ch1, Ch2: 2 A/div, Ch3, Ch4: 200 V/div, 1 μsec/div 
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The simulation and experimental results of soft switching characteristics of boost 
diode DB are shown in Fig. 3.9 and Fig. 3.10 respectively.  The boost diode DB exhibits zero 
voltage turn-off and zero current turn-on processes.   
 
Fig. 3.8   Experimental results of switching characteristics of switch SW of proposed converter 
Scale: Ch1: 100 V/div, Ch2: 1 A/div, 1μs/div 
 
Zero current turn ON
SWi
SWV
Overshot due to stray inductance
of the circuit
Zero voltage turn OFF
Fig. 3.9 Simulation results of soft switching of boost diode in proposed passive snubber converter 
Top:  Boost diode current iDB waveform.  Bottom: Boost diode voltage VDB waveform. 
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The experimentally obtained result shown in Fig. 3.10 almost resembles the simulated 
switching results of boost diode DB presented in Fig. 3.9, except that the absence of reverse 
recovery current of boost diode DB in the Fig. 3.9.  This is because, the discrete transition 
simulators like PSIM do not apply full physical model of device and as a result such 
simulators are not capable of showing parasitic processes such as reverse recovery process.  
In the proposed converter, the boost diode DB turns off with ZVS and turns on with ZCS. 
Fig. 3.11 shows the simulated and experimental results of voltage and current 
waveforms of auxiliary diode D1.  This diode starts conducting at the beginning of the ‘mode 
2’ (t2-t3) and terminates its conduction at the end of the ‘mode 3’ (t3-t4).  This diode exhibits 
zero voltage turn-on and turn-off processes.   
The simulated and experimentally obtained switching voltage and current waveforms 
of auxiliary diode D3 are presented in Fig. 3.12.  This device conducts only during ‘interval 
8’ (t8-t9) and experiences zero current turn-on and zero voltage turn-off. From Fig. 3.11 and 
Fig. 3.12, it can be observed that, the voltage across and current through these diodes D1 and 
D3 are well below the load voltage and load current, hence there are no voltage and current 
stresses on these devices. 
 
DBi
DBV
DBi Zero current turn ON
Zero voltage turn OFF
Reverse recovery
current
(V
cst
 + V
D4
)
Fig. 3.10 Experimental result of soft switching of boost diode in proposed passive 
snubber converter 
Scale: Ch1: 200 V/div, Ch2: 1 A/div, 1μs. 
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The other auxiliary diodes D2 and D4 conduct for very short duration over a period of 
switching cycle and it is noticed that these also experience soft switching with the permissible 
voltage and current ratings in the principle of operation of a proposed converter.  
The experimental input voltage and input current waveforms of a proposed soft 
switched PFC AC-DC converter for an input voltage of 215 V at full load condition are 
Zero voltage
    Turn on
Zero voltage
    Turn off
V
D1
i
D1
V
o
lt
s 
/ 
A
m
p
s
Fig. 3.11 
(a) Simulated voltage and current switching waveforms of auxiliary diode D1  
(Current signal is magnified by a factor 20) 
(b) Experimental voltage and current switching waveforms of auxiliary diode D1. 
(c)  Scale: 100 V/div, 2 A/div, 1μs/div 
(a) (b) 
Fig. 3.12 
(a) Simulated voltage and current  waveforms of auxiliary diode D3 
(Current signal is magnified by factor 20) 
(b) Experimental voltage and current waveforms of auxiliary diode D3. 
Scale:  100 V/div, 1 A/div, 1 μs/div 
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92 
 
presented in Fig. 3.13.  It is ascertained that, the input current is in phase with input line 
voltage and the measured value of the THD of input current is found to be  7.7% and its 
corresponding input PF is 0.997.  The Fig. 3.14 shows the experimental set-up of proposed 
single-phase PFC with passive snubber converter. 
 
 
 
 
 
 
 
Fig. 3.13 Experimental input voltage input current waveforms of proposed 1-
phase PFC AC-DC converter with passive snubber circuit 
 Scale: Ch1: 100 V/div, Ch2: 2 A/div, 2.2m s. 
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Fig. 3.14 Prototype of proposed 1-phase AC-DC PFC converter with passive snubber circuit 
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3.5 Comparison of efficiency curves 
The comparison of efficiency curves of proposed soft switched PFC boost converter 
with that of hard switched PFC converter for a nominal input voltage of 215 V is presented in 
Fig. 3.15.  It is observed that the efficiency curve of the proposed soft switched converter is 
relatively higher than that obtained in the hard switched converter.  It can also be observed 
that, the efficiency of the proposed single-phase soft switched converter varies from 89.5 % 
to 97.3%.   The highest efficiency of the proposed soft switched converter is obtained at full 
load power of 500 W which is around   6% higher than that of the conventional hard switched 
PFC converter.  It is noted that, the performance of the proposed converter is superior to the 
converters reported in references [71, 72, 84, 97, 102] with respect to the efficiency 
parameter. The high efficiency of the proposed converter concludes the correctness of the 
designed value of components.  
 
 
 
 
 
 
 
 
 
 
 
 Fig. 3.15 Comparison of efficiency curves of single-phase conventional hard switched 
PFC converter and proposed single-phase soft switched PFC converter 
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3.6 Summary 
A high power quality single-phase AC-DC PFC boost converter with passive 
auxiliary circuit for medium and high power applications is proposed in this chapter.  The 
auxiliary passive snubber circuit employed in AC-DC PFC boost converter has been 
explained with the emphasis on the mathematical and theoretical analysis.  The predicted 
operating modes and simulation results of the proposed converter are confirmed by the 
comparison of experimental results obtained from a realized prototype of 500 W, 400 V and 
100 kHz AC-DC PFC boost converter. All measurement results are carried out briefly on this 
proposed soft switched PFC boost converter. The maximum efficiency of 97.3% is achieved 
at full load condition.  In the proposed, both the active switch and boost diode are turned on 
with zero current and turned off exactly at zero voltage.  On the other hand, all other 
semiconductor switches are turned on and off under exact ZVS and/or ZCS.  The proposed 
soft switching PFC converter has achieved nearly unity power factor at full load condition 
and even at light load condition with low THD. 
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Introduction 
In the previous chapter, soft switching of PFC boost converter with passive auxiliary 
circuit was discussed.  Although this soft switching technique performs well with respect to 
reliability of the system and efficiency, passive snubber circuits (dissipative circuit consisting 
of diodes and passive components) shift the switching power loss from the switch to the 
snubber circuit and therefore may not provide a reduction in the overall switching power loss 
[15, 76].   The recent soft switching technique with passive snubber proposed in reference 
[92] however reduces the switching losses but exhibits voltage stress on boost diode of boost 
converter.  This is because; the boost diode voltage is sum of voltages of storage capacitor 
and one of the auxiliary diodes. Although, some of the soft switching techniques proposed in 
reference [71, 95, 157, 159-162] can help to minimize switching losses at switching 
frequencies, they typically experience at least two of the following limitations;  
1) Extra voltage stress across the active switch, due to the variation of the voltage 
across the snubber capacitor during resonance interval.  This leads to the additional 
off-state stress on the active switch. 
2) Current stress on the switch, this is because the switch current includes the 
discharging current of the snubber capacitor and main current flow for energy 
conversion. 
3) Soft switching cannot be ensured at heavy load conditions because the snubber 
circuit cannot completely reset before the next energy absorbing process. 
  A relatively simple active snubber circuit consisting of auxiliary switch, resonant 
elements inductor, capacitor, and auxiliary diodes can overcome the drawbacks of the passive 
circuit discussed above. With the aim of achieving an improvement in overall performance of 
PWM DC-DC as well as AC-DC PFC converters, soft switching with active snubber circuits 
have been subject of intensive research from a couple of decades [73, 97-100, 103, 107, 144, 
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147].  In addition, it has been reported that soft switching with active snubber circuit 
techniques provide improved performance with respect to efficiency and EMI of the 
converter when compared with soft switching techniques with passive snubber circuit [73, 88, 
97, 107, 144, 147, 157, 158]. 
   These soft switching techniques with active snubber circuits allow the power 
converters to operate with higher switching frequencies without penalizing the trade-off 
between converter efficiency and switching losses. Among all soft switching techniques, the 
switch commutation under zero voltage transition (ZVT) is better among the best soft 
switching techniques [113]. A systematic approach to study the synthesis and properties of 
the generalized form of soft switching with active snubber category of circuits has been 
presented in [88, 110, 112, 113].  In ZVT technique, a resonant circuit is employed in parallel 
with the power switch and hence the partial resonance is created by the shunt resonant circuit 
to achieve ZCS or ZVS during the switching transition only [79]. 
In this chapter, a novel active snubber circuit is employed in a boost converter of a 
single-phase AC-DC PFC boost converter to achieve ZVT of an active switch.  This proposed 
circuit not only provides soft switching to main switch, but also provides exact or near zero 
voltage/zero current switching to auxiliary switch and as well as to other semiconductor 
diodes.  The proposed circuit also provides zero voltage turn off condition to the active 
switch with extended operating range of load power. 
This chapter is organized as follows:  Section 4.1 describes the description of the 
topology of the proposed single-phase AC-DC PFC converter with auxiliary circuit.  The 
mode of operation of each interval and steady state analysis are discussed in section 4.2.  
Design considerations for practicability of the proposed topology are illustrated in section 
4.3.  In section 4.4, the special features of the proposed converter are summarized. In Section 
4.5 simulation and experimental results are presented to prove the theoretical analysis.  
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Section 4.6 shows the comparison of efficiency curves of proposed soft switched AC-DC 
PFC converter with hard switched AC-DC PFC converter for a wide range of output power.  
Finally important features are summarized in the section 4.7. 
4.1 Topology description 
Fig. 4.1 shows the proposed single-phase AC-DC PFC soft switched boost converter.  
This proposed converter is composed of a small EMI filter (Lin and Cin1) followed by single – 
phase bridge rectifier, a low value of high frequency bypass capacitor filter Cin2 and a DC-DC 
boost converter.  SW1 is the main switch of the boost converter.    The active snubber is 
composed of a snubber capacitor CB, a resonant inductor Lr, auxiliary switch SW2 and 
auxiliary diodes D1, D2 and D3.  The active snubber circuit when switched properly ensures 
lossless switching.  The DC output voltage and boost inductor current of proposed converter 
are sensed accurately and fed to the corresponding feedback system. A continuous 
conduction mode PFC controller IC ICE2PCS01 is employed which uses ACMC to achieve 
nearly unity input power factor and to obtain a regulated output voltage [156]. The complete 
description of PFC feedback system described in section 3.1.2 of chapter 3 is applicable for 
this proposed AC-DC PFC converter with active snubber.  This is because the objective of 
the feedback system is same for both the converters proposed in chapter 3 and as well as in 
chapter 4. However, in this proposed soft-switched PFC converter, the generated gating 
pulses of IC ICE2PCS01 controller are fed to dual driver IC UC3706.  This dual driver IC 
UC3706 provides required alternative gate pulses with adequate dead band to both switches 
SW1 and SW2 of the proposed single-phase AC-DC boost converter. Whereas, in the proposed 
soft-switched converter presented in chapter 3, does not have IC UC3706 arrangement as that 
converter has only one active switch, hence, gating pulses of IC ICE2PCS01 are applied to 
switch SW. 
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4.2 Operating principle and analysis 
To simplify the steady state analysis and operating intervals of the proposed 
converter, the following conditions are assumed during one switching cycle. 
o Semiconductor switches, inductors, and capacitors are ideal. 
o The bridge rectifier output voltage Vin is constant over a switching period as switching 
frequency is quite high compared to AC input frequency. 
o Output filter capacitor Co is large enough to maintain a constant output voltage Vo. 
o The reverse recovery time of diodes D1, D2 and D3 are ignored. 
The circuit behavior during one switching cycle can be explained in eight intervals with the 
help of key/theoretical waveforms shown in Fig. 4.2. The equivalent operating states of the 
proposed converter shown in Fig. 4.3 are analyzed under steady state condition. The 
equivalent circuits are described in the following intervals. 
 Interval 1 (t0 - t1):  Fig. 4.3(a) shows the operating state of the circuit during this 
interval. During the time prior to t0, the switches SW1 and SW2 are in off state and the boost 
diode DB is conducting the boost inductor current.  At t=t0, the auxiliary switch SW2 is turned 
on by applying a gate pulse.  The auxiliary switch SW2 and auxiliary diode D3 are turned on 
at ZCS and the resonant inductor Lr limits the rapid rate of rise of current through auxiliary 
switch SW2.  During this interval, the current in resonant inductor Lr ramps up linearly  
Fig. 4.1 Proposed 1-phase PFC AC-DC boost converter with active snubber circuit 
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While the boost diode current iDB ramps down in a complimentary manner.  This interval 
completes when the boost diode current iDB reaches to zero. 
During this interval, 
in 0
Lb Lb 0 0
(V -V )
i (t)=i (t )+ (t-t )
Lb
                                                                                               (4.1) 
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Fig. 4.2 Key waveforms of the proposed soft-switch PFC AC-DC boost 
 converter with active snubber circuit 
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Interval 2 (t1 – t2):  Fig. 4.3(b) shows the operating state of the circuit during this 
interval.  In this interval, the boost diode current iDB continues to fall in the reverse direction 
and the resonant inductor current iLr continues to rise linearly.  This can also be referred as 
reverse recovery interval of boost diode. This interval ends, when the boost diode current iDB 
reaches its maximum reverse recovery current –Irr.  Thus the boost diode DB turns off under 
ZVS.  
Fig. 4.3(a) Equivalent circuit of converter operation during interval (t0-t1) 
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Fig. 4.3(b) Equivalent circuit of converter operation during interval (t1-t2) 
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During this interval, 
in 0
Lb Lb 1 1
(V -V )
i (t)=i (t )+ (t-t )
Lb           
                                                               (4.5) 
0
Lr sw2 Lb 1 1
r
V
i (t)=i (t)=i (t )+ (t-t )
L     
                                                                   (4.6)            
cr SW1 0V (t)=V (t)=V                                                                                      (4.7) 
DB 2 rri (t )=-I                                                                            (4.8) 
r
12 rr rr
0
L
t =t = I
V
                                                                                         (4.9) 
here Irr and trr are the reverse recovery current and the reverse recovery time of the boost 
diode DB respectively, for the given value of input current of iLb and –di/dt = –V0/Lr. 
Interval 3 (t2 - t3):  During this interval, the parallel resonance occurs between Lr and 
Cr as shown in Fig. 4.3(c).   A load is supplied by the output capacitor Co.  The energy 
already stored in the capacitor Cr is transferred to resonant inductor Lr through the resonant 
path Cr- Lr- D3-SW2.  Hence, the resonant inductor current rises in sinusoidal fashion from the 
instant ‘t2’ and reaches its maximum at ‘t3’.  During this interval, 
cr
in -
Lb Lb 2 2
b
(V v )
i (t)= i (t )+ (t - t )
L     
                                                        (4.10) 
Fig. 4.3(c) Equivalent circuit of converter operation during interval (t2-t3) 
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ω ω0Lr sw2 Lb 2 rr 1 2 1 2
1
V
i (t)= i (t)=i (t )+I cos (t - t )+ sin (t - t )
Z
                                                   (4.11) 
ω ωcr sw1 0 1 2 1 rr 1 2V (t)=V (t)=V cos (t - t )- Z I sin (t - t )
 
                                                         (4.12) 
where ω1 r r 1 r r= 1 / L C and Z = L / C .  
This interval ends when the total energy stored in capacitor Cr is transferred to 
resonant inductor Lr and hence the voltage across main switch SW1 becomes zero at instant 
‘t3’.  At this instant, the resonant current and energy levels of resonant inductor Lr reach their 
maximum values and hence following equations can be obtained. 
2 2 2
0 1 rr
Lr 3 Lr-max Lb 2
1
V +Z I
i (t )=I =i (t )+
Z
  
                                                                    (4.13) 
2 2 2
Lr-max r Lr-max r Lb 2 rr r 0
1 1 1
E = L I = L [i (t )+I ] + C V
2 2 2   
                                                        (4.14) 
During this interval, the parasitic capacitors of switch SW1 and diode D1 are 
discharged from V0 to zero and the boost diode DB and auxiliary diode D2 are charged from 
zero to V0. 
Interval 4 (t3 - t4): As shown in Fig. 4.3(d),  the resonant current which was flowing 
through Cr, is diverted to body diode of the main switch SW1 and this body diode SW1_D 
conducts the excess current of the resonant inductor Lr provided by the input boost inductor 
current iLb(t).  During this interval, 
in
Lb Lb 3 3
r
V
i (t)=i (t )+ (t-t )
Lb+L
                                                                             (4.15) 
Lr sw2 Lr-maxi (t)=i (t)=I                                                             (4.16) 
sw1_D Lr_max Lbi (t)=I -i (t)                
                                                                   (4.17) 
cr SW1V (t)=V (t)=0                  (4.18) 
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The conduction of body diode SW1_D of main switch SW1 maintains a zero voltage 
across the main switch SW1 and hence provides ZVT for the main switch SW1.  This interval 
continues until the triggering gate pulse VGSW1 is applied to gate of the SW1. 
Interval 5 (t4 - t5):  Fig. 4.3(e) shows operating state of series resonance interval. The 
triggering pulse is applied to the main switch SW1 at instant ‘t4’ and the gate signal of 
auxiliary switch SW2 is removed simultaneously.  Hence, the main switch SW1 is turned on 
with ZVT and the current in boost inductor Lb rises linearly and the auxiliary switch SW2 
turned off with near ZVS and its growth of rapid change of drain to source voltage is limited 
by snubber capacitor CB.  During this resonance period, the energy stored in the resonance 
inductor Lr is transferred to the snubber capacitor CB.  
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Fig. 4.3(d) Equivalent circuit of converter operation during interval (t3-t4) 
 
Fig. 4.3(e) Equivalent circuit of converter operation during interval (t4-t5) 
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During this interval, 
in
Lb Lb 4 4
V
i (t)=i (t )+ (t-t )
Lb
                                                                          (4.19) 
ωLr D1 Lr-max 2 4i (t)= i (t)= I cos (t - t )                                                                       (4.20)   
ωCB SW2 2 Lr-max 2 4V (t)=V (t)= Z I sin (t - t )                                                                      (4.21)
 cr SW1V (t)=V (t)=0                                                                                                       (4.22) 
where ω2 r B 2 r B= 1 / L C and Z = L / C . 
     At the end of this interval, the total energy from resonant inductor Lr is transferred to 
the snubber capacitor CB.  The energy balance equation is given by,  
2 2
r Lr_max B 0
1 1
L I = C V
2 2   
                                                                      (4.23) 
This interval ends when the snubber capacitor voltage VCB reaches V0 and the resonant 
inductor current iLr ceases to zero.  As the resonant inductor current iLr ceases to zero at ‘t5’, 
the auxiliary diode D1 is turned off near ZCS.  At the same instant,  voltage across switch 
SW2 drops abruptly down to zero and may produce oscillations between resonant inductor Lr 
and output capacitance of the auxiliary switch SW2  and such oscillations are prevented by 
auxiliary diode D3 . 
Interval 6: (t5 - t6): During this interval, the main switch SW1 continues to conduct as 
shown in Fig. 4.3(f).  A load is supplied by the output filter capacitor C0 and the input power 
is stored in boost inductor Lb.  This interval is equivalent to switch-on period of conventional 
PWM boost converter.  In this interval, the active snubber circuit is completely inactive.  
During this stage, 
in
Lb sw1 Lb 5 5
V
i (t)= i (t)= i (t )+ (t - t )
Lb    
                                                        (4.24)       
Lri (t)=0                                                                                        (4.25) 
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cr SW1V (t)=V (t)= 0                                                                                             (4.26) 
Interval 7 (t6 - t7):  This interval is shown in Fig. 4.3(g).  The triggering pulse to the 
main switch SW1 is removed at ‘t6’.  Thus, near ZVS turn off of main switch SW1 is achieved, 
at the same instant, the auxiliary diode D2 becomes forward bias due to the boost inductor 
current iLb and turns on with ZVS.  As the auxiliary diode D2 is turned on, the snubber 
capacitor CB limits the rapid change of drain to source voltage of main switch SW1. During 
this interval, the capacitor Cr is charged to output voltage V0 and the energy stored in the 
snubber capacitor CB is released to output capacitor C0 and hence CB voltage discharges from 
V0 to zero.  
 
Fig. 4.3(g) Equivalent circuit of converter operation during interval (t6-t7) 
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Fig. 4.3(f) Equivalent circuit of converter operation during interval (t5-t6) 
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During this interval, 
in 0 CB
Lb Lb 6 6
(V -V -V )
i (t)=i (t )+ (t-t )
Lb
                                                              (4.27) 
Lri (t)=0                                                                                                           (4.28) 
cr SW1 0 CBV (t)=V (t)=V -v (t)                                                                  (4.29) 
Interval 8 (t7 – t8):  Fig. 4.3(h) shows the operating state of the circuit during this 
interval.  In this interval, the boost diode DB starts conducting the load current and the boost 
inductor current starts decreasing.  The snubber circuit is not active during this interval.  The 
response of this stage is similar to that of the switch-off period of conventional PWM boost 
converter.  
During this interval, 
in 0
Lb DB Lb 7 SW1 SW2
b
(V -V )
i (t)=i (t)=i (t )+ (1-D -D )
L
                                                       (4.30) 
Lri (t)=0                                                                                                 (4.31) 
 
cr SW1 0V (t)=V (t)=V                                                                                         (4.32) 
where DSW1 is the duty cycle of the main switch SW1 and DSW2 is the duty cycle of the 
auxiliary switch SW2.  From Fig. 4.2, DSW2 is given by,                                   
Fig. 4.3(h) Equivalent circuit of converter operation during interval (t7-t8) 
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DSW2=DA1+DA2                                                                                          (4.33) 
here, DA1 is the duty cycle for the interval (t0-t2) and DA2 is the duty cycle for the interval (t2-
t4).  At the instant t=t8, one complete cycle is completed and the next switching cycle is 
repeated. 
4.3 Design procedure 
Since, the design example of the conventional hard switched PWM boost converters 
has been presented in earlier literature and text books; hence, in this thesis the significant 
importance is given on design example of active snubber circuit components.  However, the 
necessary condition for the output voltage of the proposed PFC boost converter is derived 
and is same as that of the output voltage equation of the conventional PWM converter.  This 
is because, the ZVT boost converter operates as same as that of a conventional boost 
converter throughout its switching cycle except during the switch turn-on and turn-off 
processes.  The prototypes of proposed soft-switched PFC converter and as well as hard-
switched PFC converter are developed and tested in the Power Electronics and Drvies 
laboratory, at NIT, Rourkela. Their specifications are identical and are tabulated in the Table 
4.1. 
 
 
 
 
 
 
 
 
 
Table 4.1 Specification of proposed single phase soft switched and hard switched 
PFC AC-DC boost converter 
 
Input voltage (Vac) 
215 VRMS, 50 Hz 
Output voltage (V0) 
400 V 
Output Power (P0) (each module) 
500 W 
Switching frequency (fs) 
100 kHz 
Input current peak ripple (ΔILb) 
20 % 
Output voltage ripple (ΔV0)  
5 % 
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4.3.1 Boost converter components 
4.3.1.1 Boost inductor Lb 
From Fig. 4.2,  Neglecting the turn off transition (t6 - t7) of switch SW1, writing 
voltage-second balance equation of the boost inductor Lb from equations (4.1), (4.5), (4.10), 
(4.15), (4.19), (4.24) and (4.30); we obtain, 
in 0 in in in 0
A1 A2 SW1 SW1 SW2
b r b
(V -V ) V V (V -V )
D + D + D + (1-D -D )=0
Lb L +L Lb L
                       (4.34) 
We have,  DA1 + DA2 = DSW2,  if Lb >> Lr, on Simplification of (4.34), we get,  
0
in
SW1 SW2 A1
V
V =
[1- D - D + D ]
                (4.35) 
if DA2 << DA1,  
(4.35) =>    
0
)
in
SW1
V
V
(1- D
                                                                                          (4.36) 
The above equation (4.36) is identical to the output voltage expression of conventional hard-
switched boost converter.   
If peak-to-peak ripple current of the boost inductor Lb=ΔILb, 
Then ΔILb ≈ iLb(t6)-iLb(t2)                                                                    (4.37) 
Neglecting duty cycle DA2, we obtain, 
∆ILb≈(Vin/Lb) DSW1 T                                                                                              (4.38) 
From (4.36) and (4.38), 
∆ILb ≈ (V0/Lb) (1-DSW1) DSW1 T                    (4.39) 
1 1(1 )
( ) ( )
o
SW SW
Lb s
V
Lb D D
I f
        
                                                                                 (4.40) 
Where fs = 1/T, switching frequency of the converter. 
Lb will be maximum for DSW1 = 0.5.  Hence, Lb should be greater than the value calculated in 
(4.40) at DSW1=0.5; therefore, minimum value of boost inductor (Lbmin) is 
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0
min
4( ) ( )Lb s
V
Lb
I f


                                                                        (4.41) 
From the specification of the soft-switched proposed converter, the computation of value of 
boost inductor ‘Lb’ is found to be 1.5 mH.  This boost inductor is fabricated from a sendust 
toroidal core (part number – CS468125, CWS make) having 38 single layer turns of 13 AWG 
is used.   
4.3.1.2 Output Capacitor C0 
The converter hold-up time and ripple of output voltage are influenced by the value of output 
capacitor.  In this design, the criterion for selection of this capacitor is based on the amount of 
tolerable ripple in the output voltage V0 is considered and is given by, 
0
(min)
0(2 ) ( )
out
o
r
P V
C
f V


                                                                                   (4.42) 
where fr is the frequency of the rectified sine wave and 0V
 
is the output voltage ripple in 
terms of percentage. Considering the all above factors, the output capacitor of value 450 μF, 
600 V is selected. 
4.3.1.3 Active snubber circuit components 
A widely used method presented in [99, 100, 102] is applied to design active snubber 
components to achieve proper ZVT and soft-switching to other semiconductor devices.  The 
component values and devices of the proposed soft-switched single-phase PFC AC-DC 
converter are tabulated in Table 4.2. 
The base values were selected as 
Base Voltage V0 = 400 V                                                                                                    (4.43) 
 Base Current Ib = ILb_max – (ΔILb)/2                                                                      (4.44) 
Where  _ max
500
2 2
0.99
7.93
90
o
Lb
in_RMS (min)
P
I A
V

                
                                (4.45) 
_ max (20%) (7.93) (0.20) 1.6Lb LbI I A                             (4.46) 
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_ max
( ) 1.6
7.93 7.13
2 2
Lb
b Lb
I
I I A

         
                                              (4.47) 
 
 
 
 
 
 
 
 
 
 
 
 
 
4.3.1.3.1 Resonant inductor Lr 
 The value of Lr mainly depends on how fast the reverse recovery current of boost 
diode DB reaches its zero value.  Due to production spread of the diodes and the circuit 
conditions, the reverse recovery characteristics may vary for different diodes.  For this, a 
beneficial characterization is to set the time it takes for the resonant inductor current iLr to 
slew from zero to the maximum boost diode current equal to three times the diode’s specified 
(by manufacturer) reverse recovery time.  Assuming the maximum value of reverse-recovery 
time (trr) of selected boost diode DB to be 60n sec, 
090
_ max
(400)
3 (3) (60) (10 )
7.93
r rr
Lb
V
L t
I
                                                                                  (4.48)   
Therefore, minimum value of Lr required is, 
Table 4.2 Parameter set employed in the evaluation tests of the soft switched active 
PFC converter 
 Parameter  Device number/Value 
Four Rectifier diodes (to form bridge) 25NSFL 
MOSFETs (SW1, SW2) IRFP 460 
Hyper fast diode (DB) DSEI 30-12A 
 Auxiliary diodes, (D1, D2 & D3) RHRP 3060 
Low line filter inductor  (Lin) 5.6 μH 
Input filter (Cin1) 0.47 μF, 275 V 
Input HF bypass capacitor (Cin2) 1 μF, 630 V 
Boost inductor (Lb) 1.5 mH 
Resonant inductor (Lr) 10 μH 
Snubber capacitor (CB) 5.6 nF, 400 V 
Output capacitor (C0) 450 μF, 600 V 
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9.08rL H                                                                                     (4.49)  
Resonant inductor ‘Lr’ is fabricated by a sendust toroidal core (part number – 
CS234125, CWS make) having 12 single layer turns of 14 AWG.  Both the cores (Lb and Lr) 
employed in the proposed soft switching converter exhibit low loss, high flux density as well 
as relatively high saturation level. 
4.3.1.3.2  Snubber Capacitor CB 
The snubber capacitor CB is selected based on the complete energy transfer from 
resonant inductor Lr to snubber capacitor CB.  It is also essential to have a selected snubber 
capacitor CB to be larger than that of resonant capacitor Cr to ensure complete discharge of 
the resonant capacitor during resonant interval.  Otherwise, the larger value of the resonant 
capacitor increases the minimum duty cycle and hence the increased conduction losses in the 
converter.  Based on energy transfer balanced equation, from (4.14) and (4.23), we obtain,  
2 2 2
r Lb 2 rr r 0 B 0
1 1 1
L [i (t )+ I ] + C V C V
2 2 2
                (4.50) 
6 2 12 2 21 1 1(9.08)(10 ) [7.13 2] (480) (10 ) (400) (400)
2 2 2
BC
                 (4.51) 
5.21BC nF 
                                          (4.52) 
here iLb(t2) = Ib base current value calculated in equation (4.47) and the peak reverse recovery 
current Irr is found  from the manufacturer’s data sheet of employed boost diode DB for a 
given maximum forward current of the converter.   The other advantage of this proposed AC-
DC PFC boost converter is that, it is not required to have extra component of resonance 
capacitor Cr across the main switch SW1 of the boost converter, however, the output 
capacitance of main switch SW1 will serve the purpose of resonant capacitor and its value is 
considered from the manufacturer’s data sheet of the switch SW1.  
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4.3.1.3.3 Verification of selected auxiliary components 
In interval 5, according to (4.21), if the value of CB is decreased, voltage stress across 
SW2 will increase. Hence to limit the dv/dt of the switch SW2, the following condition is to be 
satisfied,  
 45 22 ( ) ( )r B ft L C t 
                                                             
(4.53) 
 45 22 (9.08 ) (5.25 ) 342.9 ft n ns t                  (4.54)
 
In interval  7, the rate of rise of voltage across the main switch SW1 is limited by snubber 
capacitor CB, hence the discharge time of snubber capacitor during this interval should satisfy 
the following condition,   
67 0 1
_ max
( )r B f
Lb
C C
t V t
I

 
                 
(4.55) 
12 09
67 1
[ (480)(10 ) (5.21)(10 )]
(400) 287
7.93
ft ns t
 
   
 
           (4.56) 
here, tf1and tf2 are fall time ratings of the main switch SW1 and auxiliary switch SW2 
respectively, whose worst case maximum value is found to be 98n sec of the switching 
devices employed in the proposed converter. 
4.4 Special features of the proposed converter 
The proposed single-phase AC-DC PFC boost converter is incorporated with ZVT 
based active snubber circuit which achieves advantages over other soft switching converters.  
The features of the proposed soft switched AC-DC converter are briefly summarized as 
follows: 
1)  All semiconductor devices operate with soft switching in the proposed converter.  The 
main switch SW1 is turned on with exact ZVT and is turned off near ZVS, the auxiliary 
switch SW2 is turned on with ZCS and is turned off near ZVS.  Other semiconductor 
devices of the proposed converter also operate with soft switching. 
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2)  There is a little extra voltage stress on the boost diode of DB of single-phase AC-DC 
PFC boost converter with passive snubber circuit proposed in chapter 3 of this thesis.  
This extra voltage stress on the boost diode DB is eliminated in this proposed AC-DC 
PFC converter with active snubber circuit. 
3)  There is no extra voltage stress on the auxiliary switch SW2 of this converter. Based on 
the energy balance condition, resonant current flows through auxiliary switch.  So, there 
is less current stress on the auxiliary switch with acceptable levels. The voltage and 
current levels of auxiliary diodes D1, D2 and D3 are within the permissible limits. 
4)  There is no current stress in the main switch SW1 and its body diode of the proposed soft 
switched PFC boost converter.  But the main switch of similar topology of DC-DC 
converter described in [112] is subjected to undergo additional current stress and strain.  
This extra current stress of main switch in [112] occurs as the body diode of main switch 
conducts twice in each switching cycle with abrupt change in current. 
5)  No input voltage sensing is required as it is needed in other active PFC converters 
presented in [33, 84, 91, 95, 99, 121, 126, 127]. 
6)  The efficiency is higher even at lighter loads when compared to DC-DC converter 
proposed in [97] as there is no energy loss (due to absence of resonant diode) during 
resonance intervals. 
7)  At light load conditions, the on state time of the main switch’s body diode is increased 
when the input current is decreased.  However, turn off process of main switch with ZVT 
will not be affected under these conditions. 
4.5 Simulation and experimental results 
In simulation, a feedback system has been developed in SIMULINK environment and 
is linked with a power converter which is developed in Power-Sim (PSIM) Power electronics 
and Drives simulation package. The two models (boost converter and feedback system) built 
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in different environment are coupled by SIMCOUPLER. The single-phase AC-DC soft 
switched PFC boost converter shown in Fig. 4.1 is tested with the implementation of an 
experimental prototype on the electronic load DLP-400-5-750 (From ALLTEST 
Instruments), and the performance efficiency of the proposed converter is compared with that 
of the conventional hard-switched single-phase AC-DC PFC converter. 
4.5.1 Response of resonant elements 
Fig. 4.4 shows the comparison of simulated and experimental waveforms of resonant 
inductor current iLr, boost inductor current iLb, and snubber capacitor voltage VCB at full load 
condition. It can be observed that, the experimentally obtained waveforms shown in Fig. 
4.4(b) are closer to that obtained in simulation.  This is a proof of evidence that, the 
simulation and experimental results are strongly agreed with the theoretical designed analysis 
of the operating principle of the proposed converter.  
4.5.2 Main switch SW1   
 Fig. 4.5 shows the simulation and experimental switching waveforms of main switch 
SW1 of the proposed soft-switched converter at full load condition.  The main switch SW1 is 

i
Lr
i
Lb
CB
V
(a) Simulation waveforms 
Top: Resonant inductor current (iLr), and boost inductor current (iLb) 
Bottom: Snubber capacitor voltage (VCB) 
(b) Experimental result waveforms 
Scale: 2A/div, 200 V/div, 1 μsec/div 
Fig. 4.4 
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 turned on under exact ZVT when voltage across Cr is zero and it can be observed that the 
switch has not exceeded its voltage and current limits.  
The main switch SW1 also turns off under near ZVS.  The current and voltage 
waveforms obtained through simulation and experimental investigations are in close 
agreement with theoretical analysis. 
 
4.5.3 Auxiliary switch SW2 and boost diode DB 
The simulation and experimental switching waveforms of auxiliary switch SW2 and 
boost diode DB at full load condition are presented in Fig. 4.6. It can be observed that, from 
Fig. 4.6 (a) and Fig. 4.6 (b), the auxiliary switch SW2 is turned on with ZCS because of 
resonant inductor Lr and turns off under ZVS when the resonant current flowing through Lr 
and Cr ceases to zero. The auxiliary switch SW2 is active only for a short period of time, 
which is verified by its conduction period and is too small.  It is also noted that, there is no 
voltage oscillations across the switch SW2 just after the turn-off process of an auxiliary switch 
SW2.  But, such oscillations across auxiliary switch are occurring in the converter topology 
depicted in the reference [97]. This is due to the relationship between resonant inductor Lr and 
output capacitance Coss of an auxiliary switch SW2.  This oscillation is prevented by an  
Fig. 4.5 Simulation and experimental switching characteristics of a main switch SW1  
a)  Simulated results: voltage and magnified current waveforms of SW1. 
b)  Experimental results: voltage and current waveforms of SW1.  Scale: 200 V/div, 2 A/div, 1 μs/div. 
 
 
(a) (b) 
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auxiliary diode D3 connected in series with auxiliary switch SW2 of a proposed converter. 
Also the current and voltage stresses of an auxiliary switch SW2 are well within in the 
permissible limits. The switching waveforms of boost diode DB are presented Fig. 4.6 (c) and 
(d).  The boost diode BD also turns-on and off under ZVS. The experimentally obtained 
results are almost closer to simulation results of the boost diode DB, except that in Fig. 4.6(c) 
absence of reverse recovery current in boost diode DB as discrete transition simulators like 
PSIM don’t apply full physical model of device and as a result such simulators are incapable 
of showing parasitic processes such as reverse recovery.  A high frequency hyper-fast 
recovery diode is used as a boost diode in the proposed converter.  The reverse recovery 
current which exists for shorter period may lead to substantial increase in conduction losses 
Fig. 4.6 Simulation and experimental switching waveforms of auxiliary switch SW2 and boost diode DB 
Simulation waveforms:                  Experimental waveforms: 
(a) Voltage and magnified current waveforms of auxiliary switch SW2.  (b) Voltage and current waveforms of SW2 
(c) Voltage and magnified current waveforms of boost diode DB.           (d) Voltage and current waveforms of DB. 
                                                                                                                                Scale: 200V/div, 2 A/div, 1 μs/div. 
(c) (d) 
(a) (b) 
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of main switch SW1.  However such losses due to reverse-recovery current can be eliminated 
in future of similar projects by employing silicon carbide diodes which are now available in 
the market.  The all auxiliary diodes D1, D2 and D3 conduct for very short intervals over a 
period of switching cycle and it is also noticed that these also experience soft switching 
processes with the permissible voltage and current ratings in the principle of operation of a 
proposed PFC converter with active snubber circuit. 
The simulation and experimentally obtained input voltage and current waveforms of a 
proposed PFC converter with active snubber for an input voltage of 215 V at full load 
condition are presented in Fig. 4.7 and Fig. 4.8 respectively. The experimentally obtained 
input voltage and current waveforms are measured and recorded by CW240 Clamp-on Power 
Meter in the laboratory.  The screen (LCD-liquid crystal display) of this meter displays only 
horizontal grid lines. From both the figures (Fig. 4.7 and Fig. 4.8), it is ascertained that, the 
input current signal is in phase with the input line voltage.  This confirms the quality of input 
line current which is almost sinusoidal and correctness of derived equation (4.36) which is 
essential for boost converter of proposed active snubber topology.   
 
 
 
 
 
 
 
 
 
 
Fig. 4.7 Simulation results of input voltage and magnified input current waveforms of 
proposed converter with active snubber for an input voltage of 215 VRMS 
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This proof affirms that the proposed active snubber topology provides near unity 
power factor operation and is perfectly suitable for PFC applications.  The value of the THD 
of input current is found to be 4.2% and its corresponding input PF is 0.999.   
 
 
 
 
 
 
 
 
 
 
4.6 Performance of proposed converter 
The performance of a proposed converter can be analyzed by comparing the 
efficiency curve with that of the other converter efficiency curves.   Fig. 4.9 shows the 
comparison of efficiency curves with respect to the output load of all the three converters 
namely, (1) soft switching with auxiliary snubber circuit, (2) soft switching with passive 
snubber circuit and (3) hard switching of conventional PFC converters.  Among all the three 
methods, the converter proposed with active snubber circuit achieves a maximum efficiency 
of   98.3% which is around 1.02% more than that of a soft switching converter with passive 
auxiliary circuit and 7.08% higher than the conventional hard switched PFC converter at full-
load condition.  The improvement of efficiency of proposed PFC AC-DC converter with 
other converters at low load condition (15% of full-load) is also expressed in Fig. 4.9. The 
Fig. 4.8 Experimental input voltage and input current waveforms of proposed 
single-phase PFC AC-DC converter with active snubber circuit for an input 
voltage of 215 VRMS . 
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proposed converter has a higher efficiency compare to the converters proposed in references 
[71, 73, 74, 76, 92, 97, 178].   
The higher efficiency in PFC converter with active snubber circuit is because of the perfect 
soft-switching processes of semiconductor devices in comparison with PFC converter with 
passive snubber circuit.  In addition to this, the PFC AC-DC converter with passive snubber 
circuit has more number of resonant elements (almost twice that of resonant elements in 
active snubber circuit), which leads to the substantial increase in conduction losses and 
significant effect of parasitic elements.    On the other hand, PFC AC-DC converter with 
passive snubber circuit with its higher component count and design simplicity still make it 
competitive, when compared to the ZVT PFC AC-DC converter with an active snubber 
circuit.  The variation of PF and THD with respect to output load for all the converters 
discussed so far will be elaborated in three-phase systems (chapter 5) of this thesis.  The Fig. 
4.10 shows the experimental set-up of proposed single-phase PFC AC-DC converter with an 
active snubber circuit. 
 
 
 
 
 
 
Fig. 4.9 Comparison of efficiency curves of conventional hard switched PFC converter, soft 
switched PFC converter with passive snubber and proposed soft switched converter with 
active snubber circuit 
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4.7 Summary 
A novel auxiliary snubber circuit is incorporated in the boost converter of single-
phase PFC AC-DC converter to improve the performance with respect to the efficiency of the 
converter.  The main idea is to reduce the switching losses by achieving a process of soft 
switching in a main switch of boost converter and as well as in other semiconductor devices 
in the converter.  In this technique, the snubber energy is recuperated to the load without 
using the main switch path; hence the conduction loss of the system is reduced.  In the 
proposed topology, the main switch is turned on with exact ZVT and is turned off near ZVS. 
The boost diode turns on and off with ZVS.  There are no extra voltage stress and current 
strain on the main switch and as well as on the boost diode.  An auxiliary switch SW2 is 
Fig. 4.10 Hardware prototype of single-phase PFC boot converter with an active snubber 
circuit 
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turned on with ZCS and is turned off near ZVS due to the resonant elements resonant 
inductor Lr, resonant capacitor Cr and snubber capacitor CB.  The excess voltage on an 
auxiliary switch does not take place, but based on the energy balance condition, resonant 
current flows through auxiliary switch.  Hence, there is less current stress on the auxiliary 
switch which is within the acceptable levels.  All other auxiliary diodes are turned on and 
turned off under/near ZVS and/or ZCS.  The voltage and current stress and strain on all other 
auxiliary diodes are within the permissible limits.  A prototype suitable for input voltage of 
215 VRMS with a specification of 400 V, 500 W and 100 kHz converter is developed and 
tested in the Power Electronics and Drives laboratory to verify with the simulation result. 
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Introduction 
With the development of telecom and information technology sector, the power supply 
industries are under constant pressure of developing front-end AC-DC PFC converter with low 
volume, higher efficiency, lower profile, less cost.  In addition to these factors, expandability of 
power range for a given high power specification of converter is also a challenging task.  This 
chapter finds a suitable solution for high power rating converter that expands power range of a 
converter system in modular approach. A systematic modular approach also provides higher 
power density, easier thermal management and high reliability of a system. The research effort is 
focused on the development of the university level prototypes of three-phase AC-DC soft-
switched PFC converters each of power rating 1.5 kW.  
In the previous chapters of this thesis, importance was given to the improvement of 
dynamic response and efficiency of single-phase AC-DC PFC boost converters for medium 
power (500 W) applications. Two different soft switching techniques were proposed and 
described to improve the efficiency of single-phase AC-DC PFC boost converters.   
 For high power AC-DC applications, three-phase power supplies are widely employed in 
various applications including power sources to telecom and computer server systems. In case of 
three-phase AC-DC converters, there are typically two configurations: (1) A group of three 
single-phase PFC rectifiers (referred as three-phase AC-DC modular system) and (2) A three-
phase PFC rectifiers.  The latter rectifiers have distinctive features over the former, such as   
constant power flow which allows use of smaller capacitors, fewer switches and higher 
efficiency due to reduced switching and conduction losses [163].  However, the modular system 
(parallel operation of two or more modules) of three-phase PFC rectifiers can expand the power 
range to a much higher level and permits to use (n+1) modules (n is required number of 
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modules) for the redundancy purpose in order to improve the system reliability.  Added to this, 
modular system is superior with respect to thermal management, maintainability, cost, 
requirement for maintenance and repair of power converter modules because of the use of 
standard single-phase converters [7, 12, 163].  Hence, active PFC AC-DC front-end converters 
of DPS have been attracting increased attention due to continuously growing power quality 
concerns.  Therefore, single-phase parallel configurations with AC-DC PFC boost, SEPIC and 
CUK converters have been developed and reported in the references [84, 164, 165, 166].  A great 
amount of work has been reported concerning the three-phase PWM boost [84, 121, 167-169], 
buck [170, 171], buck-boost [172] converters for various power supply applications.  Either of 
these converters often requires either input voltage and/or output safety isolation transformations 
and also provides a unity input power factor, limited input harmonic currents fed-back to AC 
power grid, high efficiency and high power density.  One of the main drawbacks found in earlier 
years of the three-phase modular approach is the interference of the phase currents between two 
phases, this is instanced by the authors in the reference [121], however, in the proposed converter 
of this chapter, this draw back has been overcome by employing individual control loop to each 
module and such modular systems have been well presented in [84, 120, 167]. 
 The main objective of this chapter is to achieve power range expandability of PFC front-
end converter in modular approach and the aim of this chapter is to show the improvement in the 
performance characteristics of three-phase AC-DC PFC converter in modular system.  The 
significance importance is given to improve the efficiency by minimizing the switching losses of 
the PFC boost converter by employing passive snubber circuit and active snubber circuit 
separately.   In this chapter, two different soft-switching techniques in three-phase PFC boost 
converters in modular approach are presented and described separately.  The two soft-switching 
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techniques; PFC with passive snubber and PFC with active snubber circuits already applied in 
single-phase AC-DC PFC boost converters in chapter 3 and chapter 4 respectively of this thesis 
are now applied to three-phase AC-DC PFC boost converters in modular system.  Hence, this 
chapter mainly has two parts: ‘Section 5.1’ deals with the application of soft-switching technique 
with passive snubber circuit in three-phase AC-DC PFC boost converter and ‘Section 5.3’  deals 
describes about the application of soft-switching technique with active snubber circuit employed 
in three-phase AC-DC PFC boost converter in modular approach. 
5.1 A 1.5 kW three-phase AC-DC PFC boost converter with passive snubber circuit in 
modular system 
 Fig. 5.1 shows the three-phase AC-DC PFC boost converter with passive snubber circuit 
schematic with simplified feedback block diagram in modular approach.  The output voltage and 
all three inductor currents of power converter are accurately sensed and are fed to the feedback 
system.  The complete feedback system consists of a group of three identical feedback systems 
and it is connected in such a manner that, one boost converter is connected to its corresponding 
feedback module.   
5.1.1 Converter block schematic and functionality 
 
The converter design is described in brief with reference to the detailed block schematic 
shown in Fig. 5.1.  The complete block schematic represents functionality of a proposed three-
phase soft-switched converter.  An identical single-phase AC-DC PFC boost converter with 
passive snubber circuit is connected in each line of a three-phase AC supply input filter circuit 
consisting of Lin and Cin1. The outputs of all the three converter modules are connected in parallel  
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Fig. 5.1 Block schematic of proposed 1.5 kW soft-switched PFC boost converter in modular 
system 
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to raise the power level of the total converter system.  The capacitor Cin2 in all the three 
converters is to filter out the noise and its value is not too large to distort the input wave shape 
signal even at low output power and high line input conditions. The circuit topology and 
feedback system of each module of proposed three-phase AC-DC PFC converter is same as that 
of the single-phase AC-DC PFC converter with passive snubber circuit described in section 3.1.1 
and 3.1.2 respectively of chapter 3.  The working principle of each converter module shown in 
Fig. 5.1 is same as that described in section 3.2 of chapter 3 of single phase soft-switched PFC 
converter. However, it is understood that, the input voltage to all the three single-phase AC-DC 
PFC converters is displaced by 120
0 
from one another. 
As described earlier in sections 3.1.1 and 3.1.2 of chapter 3, the latest PFC IC 
ICE2PCS01 from Infineon Technologies [156, 174, 175] is used in each feedback system.  The 
triggering pulses generated from PFC controller IC of each module are fed to their corresponding 
MOSFET switch of power boost converters arranged in modular system.  In the proposed 
converter system, it is not required to sense and feed the input voltage signal to feedback system 
to keep the input power almost constant, this is the special feature of PFC IC used in this 
proposed three-phase converter, but such arrangement (sensing input voltage and feeding to 
feedback system) is essentially required in other AC-DC PFC converters presented in [84, 91, 
95, 99, 102, 121, 124].   
To regulate the output voltage, multipliers in the feedback system control the amplitude 
of the corresponding sinusoidal reference signal in accordance with the voltage error signal 
generated from output voltage of each module of the proposed converter. When the load 
decreases, the output voltage increases.  To maintain constant load voltage, the control circuit 
senses the load voltage and feeds back to the feedback system.  The pulse width is automatically 
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reduced in the switching cycle and the output voltage is regulated and maintained almost 
constant.
 
5.1.2 Schematic design and component selection 
The design procedure, which is developed by standard method of design procedures 
presented in references [97, 99, 102, 152, 160] has been followed which is based not only on the 
soft switching turn-on and turn-off requirements of the MOSFET switch in each module and 
other semiconductor switches on the proposed converter, but also the transfer of the snubber 
energy to the load.  The complete design procedure for resonant elements of each module of the 
proposed converter is described in section 3.3 of chapter 3 and the same concords with the 
proposed each module of three-phase AC-DC PFC modular system.   
The MOSFETs employed are selected by their capacity to carry the peak inductor 
current, support the flyback (reflected) boost voltage and their ability to generate low conduction 
losses for achieving higher efficiency.  In this design, three SPA20N65C3 (650 V/20.7 A/0.19 
Ω) MOSFETs from Infineon Technologies were used.   The boost rectifier diodes must also have 
a nearer voltage and current ratings as the MOSFET’s.  The boost DB diode in each module must 
also be very fast to reduce the MOSFET’s turn-on losses.  Three boost diodes RHRP 3060 (600 
V/30 A) from Fairchild Semiconductor are used in the proposed system.  The Fast recovery 
epitaxial diodes DSEI30-12A from IXYS Corporation (auxiliary diodes D1 – D4 in each module) 
which assist in auxiliary circuits are used in the proposed modular converter.  Standard axial 
rectifier diodes 1N5408 from Vishay Electronics (DSSA, DSSB, DSSC) provide soft-start function 
which limit the start up inrush current thus reducing the stress on the corresponding boost diode 
of each module. Just after start-up, when output capacitor becomes equal to regulated voltage of 
400 V, these protective diodes (DSSA, DSSB, and DSSC) become reverse biased.  
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To develop a better understanding about the performance of a three-phase modular 
system of a continuous boost PFC circuit, a 1500 W prototype PFC boost circuit model was 
built.  To meet the requirements of EMI, power quality standards of IEEE-519 and having a 
smaller input EMI filter, with switching frequency below 150 kHz was preferred.  Thus for all 
the different measurements made, the switching frequency was always kept to about 100 kHz 
and the boost inductor ripple current was considered to be less than 20% of its maximum peak 
value.  Table 5.1 shows the brief specifications of the proposed AC-DC PFC boost converter. 
The component values and devices of the proposed three-phase AC-DC PFC converter with 
passive snubber circuit are tabulated in Table. 5.2  
 
 
 
 
 
 
General 
Product Universal input 1500 W PFC AC-DC boost converter with 
passive snubber circuit.  
Operating ambient Full operation: -100 C to +400 C. 
 
Input 
Input range 85V to 265 V AC/50 Hz (Nominal: 215 V AC/ per phase). 
Hold-up time Better than 20 mS at 215 V AC input, measured at full load. 
Input power factor Greater than 0.99 at full load condition. 
Input circuit Three wire system with safety ground. 
Inrush current < 40 Amps for less than 5 cycles at 215 V AC input  
Efficiency Typically 96.5% at full-load, 215 V input and nominal output 
voltage. 
 
Output 
Nominal output Nominal value of +400 V DC with ripple less than 5 V pk-pk. 
Max. Load current About 3.8 Amps. 
Voltage regulation Output to be within 400 V 5 V at specified ambient, specified 
input line and specified output current conditions. 
 
Table 5.1 Specifications of 1500 W Three-phase AC-DC PFC proposed converter 
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The proposed three-phase soft-switched converter was designed to operate in the CCM of 
operation for the whole line period and for wide range of output power levels.    The hardware 
layout was developed with great care, so as to minimize the effects of EMI.  DC electronic load 
model No. DLR-400-15-2500 from “Alltest Instruments Inc.,” has been used for technical 
evaluation of the proposed converter.  Overall converter performance was tested with an 
electronic load to ascertain that the design meets the required specifications. 
5.2 Simulation and experimental results 
In simulation, three individual feedback systems are developed in SIMULINK 
environment and are linked with a power converter which is developed in PSIM package through 
Sim-Coupler module. Fig. 5.2 shows the complete simulation schematic layout of a proposed 
three-phase AC-DC PFC converter in modular approach.  The advantage of Sim-Coupler module 
 
Component 
 
Value/model 
Simulation Experimental 
Bridge Rectifier IC with heat sink  (In each module) Ideal GBJ 2506-BP 
MOSFETs ( SWA, SWB, SWC ) Ideal SPA20N65C3 
Auxiliary Diodes (D1 – D4), (In each module) Ideal DSEI 30-12A 
Boost Diode (DB1, DB2,DB3) Ideal RHRP 3060 
Low line filter inductor  (Lin), (In each module) 5.6 μH 5.6 μH 
Input filter (Cin1), (In each module) 0.47μF, 275 V 0.4 μF, 275 V 
Input HF bypass capacitor (Cin2), (In each module) 1 μF, 630 V 1 μF, 630 V 
Boost inductor (LbA, LbB, LbC) 1.5 mH 1.5 mH 
Snubber inductor (LsnA, LsnB, LsnC) 2.5 μH 2.5 μH 
Storage inductor  (In each module) 62.5 μH 62.5 μH 
Snubber capacitor (Csn), (In each module) 0.68 μF 0.68 μF 
Storage capacitor (Cst), (In each module) 1.2 μF 1.2 μF 
Output HF bypass capacitor (Cn), (In each module) 1 μF, 600 V 1 μF, 600 V 
Table 5.2 Parameter set employed in the evaluation tests of the proposed 
AC-DC PFC boost with passive snubber circuit 
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is to make use of PSIM’s capability in power simulation and MATLAB/SIMULINK capability 
in control simulation, thus greatly shortening the time to set-up and simulate a power electronic 
system.  In this simulation, the sensed inductor currents and output voltage are fed to feedback 
system which is developed in SIMULINK environment through a Sim-Coupler.  After 
processing of a feedback system the triggering pulses obtained from control system are applied 
to MOSFETs of a power boost converter in Power-Sim environment via Sim-Coupler. 
Fig. 5.3 shows the input voltage, input currents and output voltage waveforms of a 
proposed converter for an input voltage of 245 VRMS.  This is tested for beyond the nominal input 
voltage to check for the higher range of input voltage level (As proposed converter is designed 
for universal input voltage).  In the upper graph of Fig. 5.3, three phase input voltages, output 
voltage waveforms along with magnified input current waveform of phase A are shown, both 
input voltage and current of phase A are almost sinusoidal and are in phase. This ascertains that 
each AC line input current is in phase with its corresponding sinusoidal input voltage; this is the 
evidence of theoretical analysis that, proposed three-phase converter operates at nearly unity 
power factor.   In the lower graph of Fig. 5.3, it can be observed that, three input currents are 
displaced by 120
0
.  This confirms that, there is no phase displacement between the each input 
line current with its corresponding input voltage. 
133 
 
F
ig
. 
5
.2
 S
im
u
la
ti
o
n
 l
ay
o
u
t 
o
f 
p
ro
p
o
se
d
 t
h
re
e-
p
h
as
e 
A
C
-D
C
 P
F
C
 b
o
o
st
 c
o
n
v
er
te
r 
w
it
h
 p
as
si
v
e 
sn
u
b
b
er
 c
ir
cu
it
 i
n
 m
o
d
u
la
r 
sy
st
em
  
(P
o
w
er
 c
o
n
v
er
te
r 
in
 P
o
w
er
S
im
 (
P
S
IM
) 
an
d
 f
ee
d
b
ac
k
 s
y
st
em
 i
n
 S
IM
U
L
IN
K
) 
 
 
134 
 
  
 
 
 
 
 
 
 
 
 
 
Fig. 5.3 Simulated input voltage and current waveforms of a proposed three-phase AC-
DC PFC converter with passive snubber circuit in modular approach 
Fig. 5.4 Experimental input voltage and current waveforms of a proposed  
three-phase AC-DC PFC converter with passive snubber circuit in modular approach 
Scale: 100 V/div, 2 A/div, 5 ms/div. 
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The oscillogram of Fig. 5.4 shows the input voltage and current measurements of the 1.5 
kW prototype of the proposed three-phase AC-DC soft-switched PFC converter.  All the three 
current waveforms and input voltage of phase A are almost sinusoidal to that shown in simulated 
results of Fig. 5.3.  This justifies that the mathematically designed converter components 
strongly agree with the predicted waveforms of a proposed PFC converter. 
The experimental results measured and recorded by oscillogram are shown in Fig. 5.5.  The 
three-phase input current waveforms at a variable load conditions from full-load to 25% of full-
load for an input voltage of 215 VRMS are shown in Fig. 5.5 (a) - (d).  It is evident that the 
proposed three-phase soft-switched converter with passive snubber circuit operates at nearer to 
unity power factor over a wide range of load variation and input current decreases with decrease 
in load level. 
The transient response of the proposed three-phase AC-DC PFC boost converter with 
passive snubber circuit at load step from 1.5 kW (full-load) to 0.75 kW (half load) and vice versa 
are shown in Fig. 5.6 (a) and Fig. 5.6(b) respectively. It can be seen that, during transition from 
full-load to half load step change of Fig. 5.6 (a), the output voltage rises from the nominal output 
voltage V0=400 V to the maximum value of 425 V, on the other hand, during transition from half 
load to full-load, (see Fig 5.6 (b)), the output voltage undershoots to a level of 385 V and 
recovers to its nominal output voltage level without disturbance.  It is observed that the proposed 
three-phase soft-switched converter maintains almost constant load voltage at all output power 
levels starting from 25% of full-load to full-load. 
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(d) (c) 
Fig. 5.5 Experimental input currents (iA, iB, iC) at (a) full-load (b) 75% of full-load (c) 
50% of full-load and (d) 25% of full-load for an input voltage of 245 VRMS. 
Scale: 1 A/div, 3 ms/div. 
(b) (a) 
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(a) 
Fig. 5.6   Output voltage response of a proposed converter under change in load 
(a) From full-load to half  load  (b) From half  load to full-load. 
Scale: 100 V/div, 5 ms/div. 
(b) 
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The comparison of efficiency curves of proposed soft-switched converter and that of 
three-phase hard-switched converter are shown in Fig. 5.7.  From Fig. 5.7 it can be seen that the 
efficiency of proposed soft-switched converter is higher than that of hard-switched converter, 
especially at high output power levels.  At full-load power level, it is found that, the proposed 
three-phase soft-switched converter has total losses of around 39% of the total losses of the 
three-phase hard-switched converter, and so the overall efficiency, which is at about 90.8% in 
the hard-switched case, increases to  96.2% .  Even under, light load condition (25% of full-
load), the minimum increase in the efficiency is found to be 3.5%.  The developed prototype of 
proposed three-phase AC-DC PFC soft-switched boost converter with passive snubber circuit is 
shown in Fig. 5.8. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 5.7 Comparison of efficiency curves of proposed three-phase soft-
switched converter with three-phase hard-switched converter 
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Fig. 5.8 Photograph of proposed 3-phase AC-DC PFC boost converter with passive snubber 
circuit 
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5.3 A 1.5 kW three-phase AC-DC PFC boost converter with an active snubber circuit in 
modular system 
 A prototype of a proposed three-phase AC-DC PFC boost converter with an active 
snubber circuit has been developed in the Power Electronics and Drives Laboratory, at NIT, 
Rourkela.  Three identical single-phase AC-DC PFC boost converter with an active snubber 
proposed in chapter 4 of thesis are connected in modular approach. Regarding the feedback 
system, as described earlier, PFC IC ICE2PCS01 controller has been employed to each module 
of the proposed three-phase system. 
Fig. 5.9 shows the three-phase AC-DC PFC boost converter with an active snubber 
circuit schematic with simplified feedback block diagram in modular approach.  The output 
voltage and all three boost inductor currents of power converter are accurately sensed and are fed 
to the feedback system.  The complete feedback system consists of a group of three identical 
feedback systems and it is connected in such a manner that, one boost converter is connected to 
one corresponding feedback module. 
 The technical specifications of the prototype of the proposed three-phase AC-DC 
PFC converter with an active snubber circuit are identical to that three-phase AC-DC PFC 
converter with passive snubber circuit described in Table 5.1 of section 5.1.2.  This is because; 
the aim of both prototypes (three-phase AC-DC PFC with passive snubber and three-phase AC-
DC PFC with active snubber converters) is to achieve higher efficiency of a converter with the 
primary objective of accomplishing nearly unity input power factor.  The component values and 
devices of the proposed three-phase AC-DC PFC converter with active snubber circuit are 
tabulated in Table. 5.3.  
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Fig. 5.9 Block schematic of proposed 1.5 kW soft-switched PFC boost converter with 
active snubber circuit in modular system 
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5.4   Simulation and experimental results 
 In simulation, as described in previous section 5.2 the power converter (developed in 
PSIM) of each phase is linked with its corresponding feedback system (developed in SIMULINK 
environment) via Sim-coupler.  The simulation schematic of proposed three-phase AC-DC PFC 
boost with an active snubber circuit is shown in Fig. 5.10.  The feedback system generates the 
complementary gate drive pulses with sufficient dead band to both active switches of the 
proposed PFC boost soft-switched converter.  
 The simulated three-phase input voltage waveform of A-phase and input currents at low 
load (25% of full load) are shown in Fig. 5.11 for an input voltage of 215 Vrms.  It is ascertained 
that each AC input line current is in phase with its corresponding sinusoidal input voltage; thus, 
input power factor of a proposed three-phase converter is nearly unity. 
Table 5.3 Parameter set employed in the evaluation tests of the 3-ph AC-DC PFC boost  
converter with an active snubber 
Parameter Simulation Experimental 
Bridge Rectifier IC with heat sink  (In each module) Ideal GBJ 2506-BP 
MOSFETs (SW1A, SW2A, SW1B, SW2B, SW1C, SW2C,) Ideal IRFP 460 
Hyper fast boost diodes (DB1, DB2 & DB3) Ideal DSEI 30-12A 
Auxiliary diodes, (D1, D2 & D3), (In each module) Ideal RHRP 3060 
Low line filter inductor,(Lin), (In each module) 5.6 μH 5.6 μH 
Input filter (Cin1), (In each module) 0.47 μF, 275 V 0.47 μF, 275 V 
Input HF bypass capacitor (Cin2), (In each module) 1 μF, 630 V 1 μF, 630 V 
Boost inductor (LbA, LbB & LbC), (In each module) 1.5 mH 1.5 mH 
Resonant inductor (Lr), (In each module) 10 μH 10 μH 
Snubber capacitor (CB), (In each module) 5.6 nF, 400 V 5.6 nF, 400 V 
Output bypass capacitor Cn, (In each module) 1 μF 1 μF 
Output capacitor (C0) 450 μF, 600 V 450 μF, 600 V 
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The experimental results shown in Fig. 5.12 are measured and recorded by CW240 
Clamp-on Power Meter. The three-phase input current waveforms at a variable load conditions 
from full load to 25% of full load for an input phase voltage of 215 Vrms are shown in Fig. 5.12 
(a) – (d).  Fig. 5.12(d) represents the input phase voltage VA as well as three input current 
waveforms at low load condition.  It is observed that, this response is almost closer to that 
obtained in simulated results shown in Fig. 5.11.  From this, it is evident that, the proposed AC-
DC soft switched converter operates nearer to the unity power factor even under low load 
condition.  
5.5 Performance characteristics 
 The THDi and PF were calculated from the measured data of the experimental results of 
the proposed AC-DC soft-switched converter.  The variation of THDi as a function of the load 
power of the proposed boost converter with active snubber, PFC converter with passive snubber  
and the conventional hard switched converter are shown in Fig. 5.13. The THDi at full load of 
the proposed converter is obtained to be around 2.8% and the corresponding PF is equal to 
0.9996. 
Fig. 5.11 Simulated input current (magnified) iA, iB, iC and input A-phase voltage VA 
waveforms at 25% of full load for an input voltage of 215 VRMS. 
AV
(I * 85)A (I * 85)B
(I * 85)C
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Fig. 5.12 Experimental input voltage and current waveforms.  Input currents  iA, iB and iC  at (a) full load  
(b) at 75% of full load (c) 50% of full load (e) 25% of full load and input phase voltage VA.  
Scale: on screen. 
Fig. 7 Experimental input voltage andcurrent waveforms (a)input currentsi ,i andi at full load (b)input currentsi ,i andi at 75%of full load
A B A BC C
(c) phase voltage V andinput currentsat 50%of full load(e)inputphase voltage V andin
A A
put currentsi ,i andi at 25%of full load (light load).
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Fig. 5.13 Comparison of variation of THD as a function of load power of 
three-phase AC-DC PFC boost converters. 
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Fig. 5.14 Comparison of variation of PF as a function of load power of 
three-phase AC-DC PFC boost converters. 
  The PF variation as a function of load power of the proposed soft-switched boost 
converter with active snubber, PFC boost converter with passive snubber and conventional hard 
switched PFC boost converters are shown in Fig. 5.14.  It can be seen that, the power factor of 
the proposed converter is higher than that of the PFC with passive snubber and hard switched 
converter at higher power levels.  At lower power levels, its value is slightly lower than that of 
conventional PFC converter due to considerable effect of lower order harmonics and higher than 
the PFC converter with passive snubber circuit. The total THDi is well below 10%, hence the 
proposed soft switched converter exhibits lowest outcome of THDi. 
 
 
 
 
 
 
 
 
 
 
 
The efficiency curves of the proposed three-phase AC-DC soft switched PFC boost 
converters (both with active snubber and passive snubber) and the conventional three-phase AC-
DC hard-switched PFC boost converter with the nominal input voltage 215 Vrms are presented in 
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Fig. 5.15.  It is observed that the efficiency of the proposed converter varies from 97.3% to 
91.3%. The highest efficiency of the proposed AC-DC PFC converter is obtained at full load 
power of 1500 W which is around 7.25% higher than that of the conventional hard switched PFC 
converter. The proposed soft-switched PFC converter with active snubber has higher efficiency 
of 1.35% with respect to that of PFC converter with passive snubber.  The corresponding 
improvement at the low power level of proposed soft-switching converters (PFC with active and 
passive snubbers) are also shown in Fig. 5.15.   The Fig. 5.16 shows the variation of output 
voltage under step-change condition of the output load.  It is observed that the converter 
maintains almost constant load voltage. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 5.15 Comparison of efficiency curves of proposed three-phase soft-switched 
converters with hard switched three-phase AC-DC converter as a function of load power 
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The developed prototype of proposed three-phase AC-DC PFC soft-switched boost 
converter with an active snubber circuit is shown in Fig. 5.17. 
 
 
 
Fig.5.16 Output voltage response under change in load 
(a) From full load to half load (b) from half load to full load. 
Scale: 100 V/div, 5 ms/div. 
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Fig. 5.17 Photograph of proposed 3-phase AC-DC PFC boost converter with active snubber 
circuit 
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5.6  Summary 
 A three-phase modular approach has been proposed for high power expansion of AC-DC 
PFC converters.  Higher efficiency is obtained in these proposed three-phase converters by 
incorporating soft-switching techniques. Soft switching techniques proposed for single-phase 
AC-DC PFC boost converters in chapter 3 and chapter 4 are employed for the proposed three-
phase AC-DC PFC converters in modular system; to minimize the switching losses with the 
primary objective of achieving near unity input power factor. For simulation, special features of 
PSIM and SIMULINK are utilized by interfacing both the environments via Sim-Coupler. The 
prototypes for all the three converters (hard-switched, soft-switched with passive snubber, and 
soft-switched with active snubber) are developed in the laboratory for the converter specification 
of 400 V, 1.5 kW, 100 kHz frequency operation.  The performance improvement with respect to 
efficiency, THD and PF is successfully obtained in the proposed three-phase AC-DC PFC boost 
soft-switched converters.   Through the performance characteristics and graphs of all the three 
converters presented in section 5.5, it is revealed that, three-phase AC-DC PFC boost converter 
with active snubber circuit is found to be the superior among the converters with respect to 
efficiency, THD and power factor. 
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Because of high performance, easy maintainability, and high reliability, DPS systems 
are widely employed for telecom and computer server applications.  In present situation, the 
exponential increase in the functionality of these applications demands the power 
management, which provides a large market to DPS systems.  Hence, the emergence of front-
end AC-DC converters (PFC + DC/DC converter) in these DPS poses many challenges and 
attracts large research efforts to investigate different solutions such as: high efficiency, fast 
dynamic response, and high power density.  Improved performance of these front-end AC-
DC converters in DPS systems must meet these requirements. 
  6.1  Summary 
 This dissertation is engaged in researching solutions for PFC boost converters 
operating at high switching frequency.  For PFC stage, conventional single switch PFC boost 
converter is most suitable topology because of its inherent advantages.  However, to meet 
EMI standards, as well as small filter size, switching frequency of PFC boost converter 
circuit is usually chosen below 150 kHz. The conventional PFC boost converter with single-
sided PWM switching sacrifices the dynamic response of output voltage during load or line 
voltage change, owing to the fact of low bandwidth filter in the voltage feedback loop.  This 
sluggish transient response problem is further compounded by large voltage overshoots and 
voltage drops enforcing additional stress on the PFC boost components, as well as on its 
downstream switch mode power supply load.   On the other hand, operating AC-DC PFC 
boost converter in CCM, with high switching frequency reduces the size of converter 
(especially magnetic components) and hence the reduction in the overall cost; but this leads 
to the large switching loss (owing to hard switching) which precludes the circuit operation at 
higher switching frequency.   Hence, the loss minimization in these front-end converters has 
become a prime issue and can be accomplished by employing soft-switching techniques. 
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Thus it is important to investigate a suitable soft switching topology that allows the high 
switching frequency operation of PFC AC-DC boost converter. In addition to these, the DPS 
demands high power expandability, higher power density and less weight for front-end 
converters employed for telecom and computer server applications.  A systematic modular 
approach of three-phase system will support the design engineers to achieve these needs of 
DPSs system.  This dissertation brings out some of the solutions to these problems by 
employing suitable methods and auxiliary soft switching circuits to AC-DC PFC boost 
converter. 
This research presents different topologies with improved performance of PFC AC-
DC converters for DPS applications.  The specific contributions of this study, based on 
chapter two to five are summarized as below: 
1. For front-end single-phase AC-DC PFC converters, an extended PWM method 
is proposed to improve the dynamic response during load change or line voltage change.  
Improved dynamic response is achieved by employing two sided PWM technique by using 
equal slope triangular signal instead of saw-tooth signal.  For PWM switching, the control 
signal from the feedback system is derived into two signals (of opposite off-sets) which are 
compared with triangular signal to generate required triggering pulses to drive MOSFET 
switch of boost converter.  To achieve this, two comparators are used in the PWM switching 
module.  However, the increase in the complexity of the PWM switching does not affect the 
overall performance of the converter.  This method essentially improves the dynamic 
response of the system and reduces the voltage stress on PFC components in comparison with 
single-sided PWM switching method. 
Along with the improved dynamic response, the higher power density can be 
accomplished with power expandability of three-phase system in modular approach.  These 
single-phase as well as three-phase PFC converters have achieved nearly unity input power 
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factor even at light load conditions with low THD. The discussed features of the method are 
authenticated with simulation as well as experimental results. 
2. For medium power applications at higher switching frequency, a single-phase 
AC-DC PFC soft-switched boost converter with a passive snubber circuit has been 
investigated.  The aim is to increase the efficiency of the converter with the primary objective 
of operating proposed converter at nearly unity power factor.  The proposed passive snubber 
circuit in boost converter serves as an energy recovery turn-on snubber, which greatly 
reduces the reverse-recovery peak current of the boost diode and turn-on losses of the 
controlled switch.  In addition, this auxiliary passive circuit provides ZVS and/or ZCS 
condition for all semiconductor switches of the converter.  The special feature of this 
converter is that, the snubber energy is recuperated to the load without the use of main path 
(through PFC boost diode), hence the reduction in the conduction losses of the boost diode. 
In the proposed converter, all the semiconductor switches except the boost diode do not have 
extra voltage or current stress.  However, the voltage stress on the boost diode is slightly 
higher than the output voltage because of the presence of the storage capacitor in the 
auxiliary passive circuit, but the current in the boost diode is well within the limit.  
Comparing with the single-phase conventional AC-DC PFC boost converter, this proposed 
converter achieves higher efficiency for a wide range of output power.  The prototype 
developed in the laboratory of the proposed converter operates at almost unity power factor 
and provides low THD.   The experimental results measured and recorded are authenticated 
with the simulation results of the proposed converter. 
3. For medium power applications, a single-phase AC-DC PFC boost converter 
with a suitable active auxiliary snubber circuit has been investigated and proposed.  This 
topology with an active auxiliary circuit is designed to achieve ZVT for main switch; its 
feasibility is tested and verified with prototype developed in the laboratory.  The auxiliary 
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active circuit components require lower ratings than that of the main power circuit 
components.  The proposed auxiliary circuit contributes less power loss because it is 
connected in parallel to main switch and is active only for very short duration over a 
switching period. The auxiliary circuit is designed such that main switch turns-on exactly at 
zero voltage and auxiliary switch turns-on at ZCS; and both the switches are turned off at 
near ZVS.  All the other semiconductor uncontrolled switches are turned on and off at 
exactly/ ZVS and/or ZCS.  In this manner, the proposed ZVT topology minimizes the 
switching losses of a proposed AC-DC PFC boost converter. There are no extra voltage and 
current stresses on all semiconductor switches and the drawback of the extra voltage stress of 
boost diode in the previously proposed passive snubber circuit (chapter 3) has been overcome 
in this topology. 
 The proposed ZVT topology is highly efficient as compared with conventional 
hard-switched and soft-switched passive snubber (proposed in chapter 3) and this is 
authenticated from efficiency graph.  Efficiency graph also shows the wide load range 
applicability of the operation of the converter.   Moreover, the proposed PFC converter with 
active auxiliary circuit has a simple structure and ease of control because of lesser number of 
components in comparison to the proposed PFC converter with auxiliary passive circuit 
presented in chapter 3 of this thesis. A prototype of specification 400 V, 500 W and 100 kHz 
converter is developed and tested in the Power Electronics and Drives laboratory to verify 
with the simulation result. The prototype operates at nearly unity input power factor with low 
THD over a wide range of load power. 
4. Besides improving circuit topology and performance for improvement in 
efficiency, a high power expandability and higher power density could be realized by 
connecting three identical single-phase PFC boost converters in modular approach.  In 
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addition, this approach also provides higher power density and less weight of PFC converter 
system.   
The topologies of soft-switched converters proposed in chapter 3 and chapter 4 are 
used to develop prototypes of three-phase system in modular approach.  The performance 
improvement of these three-phase converters (soft-switched with passive snubber and soft-
switched with active snubber) is described in chapter 5 of this thesis separately.  The features 
of soft-switching and its performance improvements described in single-phase soft-switched 
converters (chapter 3 and chapter 4) are retained in the three-phase modular systems (part I 
and part II respectively) and hence provide higher efficiency with primary objective of 
operating converters at nearly unity power factor. 
This modular approach for a given specification of higher output power can reduce 
the count of passive components such as output capacitors (bulk in size), size and 
interconnections.  Therefore, three-phase modular system in DPS could result in higher 
power density, better electrical performance, and easier thermal management.  Moreover, due 
to the modular approach, entire front-end converter could be assembled by placing different 
integrated power electronics module together.  Therefore, automatic manufacturing is 
possible, which can result in lower cost of the system. 
6.2 Future Scope 
 This dissertation has tried out to break-through some technology barriers for future 
power management in the field of DPS.  It has explored some good ideas and suitable 
solutions, but further investigation is necessary either for telecom and computer server 
applications or in related field of power management, which are suggested as follows: 
6.2.1 Dynamic response in low power applications 
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 In the chapter 2 of this thesis, it is revealed that faster dynamic response can be 
achieved for PFC boost converter with two sided PWM technique.  This two sided PWM 
technique can be applied to fly-back (derived from buck-boost) and forward (derived from 
buck) converters operating as AC-DC PFC converters.  These converters are preferred 
because they provide proper isolation between input and output; moreover any output voltage 
can be obtained by changing the transformer turns ratio of these converters for low power 
(<250 W) applications such as power sources to aeronautical and bio-medical equipments. 
6.2.2 Design of PFC converter at very high switching frequency 
 In this thesis, PFC boost converters with auxiliary circuits are designed for switching 
frequency of 100 kHz in a university/laboratory level of engineering research.  A very high 
power density PFC converters operating at very high switching frequency (hence reduction in 
size of passive components) has become important in these years. 
 The high output power density of the PFC converters is experiencing an adverse 
effect resulted from the applied switching frequency.  Thus further improvement on the 
circuit analysis and printed circuit board (PCB) layout design could help in the improvement 
of high switching operating frequency.  In spite of issues resulted from the very high 
switching frequency (> 400 kHz) converter design, selection of recently developed 
semiconductor devices (CoolMOS
TM
 MOSFETs, Silicon Carbide diodes) and PCB layout 
circuit design are among the important factors to consider, to maximize the capability of 
frequency-output power product in the very high switching frequency converter applications. 
6.2.3 Unbalanced input voltage in modular approach 
Continuation of the work described in chapter 5 of this dissertation could be focused 
on the unbalanced three-phase input voltages and output load conditions. The schemes 
presented in sections 5.1 and 5.3 of chapter 5 are based on balanced input voltages. Further 
investigation would also be required during grid disturbance such as voltage sag or swell.  
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